Low-Latency Lattice-Reduction-Aided One-Bit Precoding Processor for 64-QAM 4×64 MU–MIMO Systems
Massive multi-user multiple-input multiple-output (MU-MIMO) communication is a crucial technique for next-generation wireless systems because it enables high-throughput and ultra-reliable data transmission. However, high power consumption is a challenging problem in conventional transceiver designs,...
Main Authors: | Pao-Pao Ho, Chiao-En Chen, Yuan-Hao Huang |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2021-01-01
|
Series: | IEEE Open Journal of Circuits and Systems |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9493871/ |
Similar Items
-
VLSI implementation of control section of overlapped 3-bit scanning 64-bit multiplier
by: Montalvo Ramirez, Luis Anibal
Published: (1986) -
64QAM Vector Radio-Frequency Signal Generation Based on Phase Precoding and Optical Carrier Suppression Modulation
by: Ze Dong
Published: (2016-01-01) -
Linear CE and 1-bit Quantized Precoding With Optimized Dithering
by: Amodh Kant Saxena, et al.
Published: (2020-01-01) -
Bit Manipulation Accelerator for Communication Systems Digital Signal Processor
by: Jeong Sug H, et al.
Published: (2005-01-01) -
Hybrid Precoding Design for MIMO System With One-Bit ADC Receivers
by: Qitong Hou, et al.
Published: (2018-01-01)