Performance Analysis of Homogeneous On-Chip Large-Scale Parallel Computing Architectures for Data-Parallel Applications
On-chip computing platforms are evolving from single-core bus-based systems to many-core network-based systems, which are referred to as On-chip Large-scale Parallel Computing Architectures (OLPCs) in the paper. Homogenous OLPCs feature strong regularity and scalability due to its identical cores an...
Main Authors: | Xiaowen Chen, Zhonghai Lu, Axel Jantsch, Shuming Chen, Yang Guo, Shenggang Chen, Hu Chen |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi Limited
2015-01-01
|
Series: | Journal of Electrical and Computer Engineering |
Online Access: | http://dx.doi.org/10.1155/2015/902591 |
Similar Items
-
Parallel Processing Architecture for Solving Large Scale Linear Systems
by: Nagari, Arun
Published: (2009) -
Parallel-Architecture-Based Fuzzy-Neural-Network Chip Design For Pattern Recognition
by: Chen, Siangguei, et al.
Published: (2012) -
Enabling efficient parallel scripting on large-scale computers
by: Zhang, Zhao
Published: (2014) -
Code compaction and parallelization for VLIW/DSP chip architectures
by: Petrov, Tsvetomir P. (Tsvetomir Petrov), 1974-
Published: (2013) -
Parallel memory design for a homogeneous VLIW computer
by: GAN, ZONG-ZUO, et al.
Published: (1993)