A New Distributed Arithmetic VLSI Architecture for Discrete Fourier Transform Processor

A New Distributed Arithmetic VLSI Architecture for Discrete Fourier Transform Processor

Bibliographic Details
Main Authors:	S M Rezaul Hasan, C M Hadzer
Format:	Article
Language:	English
Published:	Universitas Gadjah Mada 2018-07-01
Series:	ASEAN Journal on Science and Technology for Development
Online Access:	https://ajstd.org/index.php/ajstd/article/view/435

Similar Items

On the VLSI complexity and architecture of the Arithmetic Fourier Transform (AFT)
by: Antezana, Oswaldo
Published: (2009)

On the VLSI complexity and architecture of the Arithmetic Fourier Transform (AFT)
by: Antezana, Oswaldo
Published: (2009)

VLSI Architecture for Novel Hopping Discrete Fourier Transform Computation
by: Wen-Ho Juang, et al.
Published: (2018-01-01)

Distributed arithmetic architecture for the discrete cosine transform
by: Poplin, Dwight
Published: (2012)

The Efficient Hardware Design for Discrete Fourier Transform Using Distributed Arithmetic
by: Xi-HongLin, et al.
Published: (2012)

VLSI Implementation of Generic Transform Processor for Discrete Sinusoidal Transforms
by: Tsui, Kao Hwa, et al.
Published: (1995)

Small Discrete Fourier Transforms on Graphics Processors

VLSI Design of Register Array Based Fast Fourier Transform Processor
by: Ming-Che Chang, et al.
Published: (2007)

VLSI Design of Low Power Reconfigurable Fast Fourier Transform Processor
by: Hung-Yi Chang, et al.
Published: (2009)

A VLSI chip set design for the discrete Fourier transform
by: ZHONG, GI-GUN, et al.
Published: (1988)

VLSI architectures for high speed Fourier transform processing
by: Mactaggart, Iain Ross
Published: (1984)

IMPROVED ARCHITECTURE OF FAST FOURIER TRANSFORM PROCESSOR
by: Wei-de Kuo, et al.
Published: (2008)

Discrete Fourier Transform Processor Design for Speech Recognition Application
by: Chang-Ming Liu, et al.
Published: (1999)

The Study of the Discrete Wavelet Transform for VLSI Architecture
by: Tseng, Yu-Shin, et al.
Published: (1997)

Systolic architectures for discrete fourier transform
by: CHEN, MING-YANG, et al.
Published: (1987)

Efficient Memory Arrangement Methods and VLSI Implementations for Discrete Fourier and Cosine Transforms
by: Fang-Chii Hsu, et al.
Published: (2001)

A study of fast algorithm of super discrete fourier transform processor
by: SUN,SHI-JIE, et al.
Published: (1991)

Design of Efficient VLSI Architectures for Discrete Wavelet Transforms
by: Yu, Chu, et al.
Published: (1999)

Theory and architecture of super discrete fourier transform
by: Xu, Jing-Jun, et al.
Published: (1990)

Algorithms and architectures for high performance arithmetic processors
by: McQuillan, Stephen Emmanuel
Published: (1992)

VLSI architectures of the finite field Fourier transform for reed-Solomon code decoder
by: XIE, GING-FA, et al.
Published: (1988)

High-Speed Pipeline VLSI Architectures for Discrete Wavelet Transforms
by: Zhang, Cheng Jun
Published: (2012)

Efficient VLSI architecture realization for fast discrete wavelet transform
by: Zheng, Shun Fa, et al.
Published: (1996)

Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform
by: Chia-Hsien Cheng, et al.
Published: (2002)

VLSI Architecture and Implementation of Discrete Wavelet Transform Using FPGA
by: Kuo-wei Huang, et al.
Published: (2006)

VLSI implementation of discrete cosine transform using a new asynchronous pipelined architecture.
Published: (2002)

VLSI implementation of 2D transform processor
by: Maw-Long Chen, et al.
Published: (1993)

Design and Implementation of the Pipelined Architecture for Discrete Fourier Transform
by: Lee, Juan-Nan, et al.
Published: (1998)

Novel Recursive Discrete Fourier Transform with Compact Architecture
by: 蘇國安
Published: (2004)

Towards Concurrent Arithmetic: Residue Arithmetic and VLSI
by: Chiang, Chao-Lin
Published: (1984)

Discrete Fourier transformation processor based on complex radix (−1 + j) number system
by: Anidaphi Shadap, et al.
Published: (2017-02-01)

Design and Implementation of High-Effective Pipelined Processors for Discrete-Time Fourier Transform Applications
by: Yu Yuan-Chu, et al.
Published: (2008)

VLSI architecture and implementation of an integrated cordic SVD processor
by: 劉雄浩
Published: (1993)

VLSI Architecture and Implementation of an Integrated CORDIC SVD Processor
by: Hsiung-Hao Liu, et al.

Efficient VLSI Architectures with Low Hardware Cost for Discrete Wavelet Transform
by: Wen-Sheng Chiang, et al.
Published: (2002)

High-Throughput, Reduced-Hardware VLSI Architectures for Discrete Orthogonal Transforms
by: Chang Yu Tai, et al.
Published: (1996)

Design and Implementation of Highly Efficient VLSI Architecture for the Discrete Wavelet Transform
by: Tzu-Lang Yang, et al.
Published: (2002)

Efficient VLSI Architecture Realization for 2-D Discrete Wavelet Transform
by: Liu, Sheng-Wei, et al.
Published: (1997)

Time optimal arithmetic for VLSI
by: Crawley, David George
Published: (1991)

VLSI implementation of an arithmetic codec
by: YAN, JIN-ZHONG, et al.
Published: (1992)