A Network Adaptive Fault-Tolerant Routing Algorithm for Demanding Latency and Throughput Applications of Network-on-a-Chip Designs
Scalability is a significant issue in system-on-a-chip architectures because of the rapid increase in numerous on-chip resources. Moreover, hybrid processing elements demand diverse communication requirements, which system-on-a-chip architectures are unable to handle gracefully. Network-on-a-chip ar...
Main Authors: | Zulqar Nain, Rashid Ali, Sheraz Anjum, Muhammad Khalil Afzal, Sung Won Kim |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2020-07-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/9/7/1076 |
Similar Items
-
Performance Evaluation of Application Mapping Approaches for Network-on-Chip Designs
by: Waqar Amin, et al.
Published: (2020-01-01) -
Dynamic Power Management of High Performance Network on Chip
by: Mandal, Suman Kalyan
Published: (2012) -
CAFT: Cost-aware and Fault-tolerant routing algorithm in 2D mesh Network-on-Chip
by: Akram Reza, et al.
Published: (2019-11-01) -
DESIGN AND PROTOTYPE OF RESOURCE NETWORK INTERFACES FOR NETWORK ON CHIP
by: Mahmood, Adnan, et al.
Published: (2009) -
HIGH LEVEL SYNTHSIS FOR A NETWORK ON CHIP TOPOLOGY
by: Ali, Baraa Saeed
Published: (2013)