A 17.6-nW 35.7-ppm/°C Temperature Coefficient All-SVT-MOSFET Subthreshold Voltage Reference in Standard 0.18-<italic>μ</italic>m N-Well CMOS
This paper presents a low-power, low-voltage, and low-temperature-coefficient (TC) MOSFET-only subthreshold voltage reference circuit based on a standard 0.18-μm n-well CMOS process. The circuit consists of two novel current generators and an I/V conversion circuit with temperature compen...
Main Authors: | Xingyuan Tong, Andi Yang, Siwan Dong |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2020-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9095297/ |
Similar Items
-
Hysteresis Reduction in Negative Capacitance Ge PFETs Enabled by Modulating Ferroelectric Properties in HfZrO<sub><italic>x</italic></sub>
by: Jiuren Zhou, et al.
Published: (2018-01-01) -
Characterization and Modeling of 0.18<italic>μ</italic>m Bulk CMOS Technology at Sub-Kelvin Temperature
by: Teng-Teng Lu, et al.
Published: (2020-01-01) -
Effective Throughput Analysis of <italic>α</italic>-<italic>η</italic>-<italic>κ</italic>-<italic>μ</italic> Fading Channels
by: Yun Ai, et al.
Published: (2020-01-01) -
Demonstration of <italic>N</italic>/2 2 × 2 Optical Cross-Connectors in One Pair of <italic>N </italic> × <italic>N</italic> Cyclic-AWGs and Multiple Tunable Fiber Gratings
by: Cheng-Mu Tsai, et al.
Published: (2018-01-01) -
Improved Performance of GaN-Based Ultraviolet LEDs With Electron Blocking Layers Composed of Double-Peak <italic>p</italic>-Type Al<sub><italic>x</italic></sub>Ga<sub>1−<italic>x</italic></sub>N/GaN Superlattice Layers
by: Yong Huang, et al.
Published: (2021-01-01)