Text this: Soft Error Reliability Improvement of Digital Circuits by Exploiting a Fast Gate Sizing Scheme