Effective Spare Line Allocation Built-in Redundancy Analysis With Base Common Spare for Yield Improvement of 3D Memory
The memory cell density and memory capacity have been increased for obtaining larger and faster memory. However, this threatens the memory reliability by increasing the probability of faulty cell generation. In this paper, a fast and small-area built-in redundancy analysis (RA) for the post-bond rep...
Main Authors: | Donghyun Han, Hayoung Lee, Sungho Kang |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2021-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9439471/ |
Similar Items
-
BUILT-IN SELF-TEST AND SELF-REPAIR FOR CAPACITIVE MEMS DEVICES
by: XIONG, XINGGUO
Published: (2005) -
Optimal Method for Test and Repair Memories Using Redundancy Mechanism for SoC
by: Suleman Alnatheer, et al.
Published: (2021-07-01) -
A Novel Built-In Self-Repair Scheme for 3D Memory
by: Tianming Ni, et al.
Published: (2019-01-01) -
Developing modules for local storage and handling of cache memory defects information in a processor with non-volatile memory
by: M. O. Tsoy, et al.
Published: (2020-12-01) -
On-Chip Error Detection Reusing Built-In Self-Repair for Silicon Debug
by: Hayoung Lee, et al.
Published: (2021-01-01)