A Viterbi decoder and its hardware Trojan models: an FPGA-based implementation study
Integrated circuits may be vulnerable to hardware Trojan attacks during its design or fabrication phases. This article is a case study of the design of a Viterbi decoder and the effect of hardware Trojans on a coded communication system employing the Viterbi decoder. Design of a Viterbi decoder and...
Main Authors: | Varsha Kakkara, Karthi Balasubramanian, B. Yamuna, Deepak Mishra, Karthikeyan Lingasubramanian, Senthil Murugan |
---|---|
Format: | Article |
Language: | English |
Published: |
PeerJ Inc.
2020-03-01
|
Series: | PeerJ Computer Science |
Subjects: | |
Online Access: | https://peerj.com/articles/cs-250.pdf |
Similar Items
-
Software implementation of Viterbi maximum-likelihood decoding
by: Almonte, Caonabo
Published: (1981) -
A New Characterization of Hardware Trojans
by: Samer Moein, et al.
Published: (2016-01-01) -
Hardware Security in IoT Devices with Emphasis on Hardware Trojans
by: Simranjeet Sidhu, et al.
Published: (2019-08-01) -
Trojan Detection in Hardware Designs
by: Raju, Akhilesh
Published: (2017) -
FPGA-based structurally improved(2,1,4) Viterbi decoder
by: Wu Xueling, et al.
Published: (2020-02-01)