Automated generation of machine instruction decoders
This paper proposes a method of automated generation of machine instruction decoders for various processor architectures, mainly microcontrollers. Only minimal, high-level input from user is required: a set of assembly instruction templates and a list of register names. The method utilises the targe...
Main Authors: | N. Yu. Fokina, M. A. Solovev |
---|---|
Format: | Article |
Language: | English |
Published: |
Ivannikov Institute for System Programming of the Russian Academy of Sciences
2018-10-01
|
Series: | Труды Института системного программирования РАН |
Subjects: | |
Online Access: | https://ispranproceedings.elpub.ru/jour/article/view/482 |
Similar Items
-
TWO-DIMENSIONAL CORRECTION OF ERASURES BY IDENTIFICATION OF MULTIPLICITY OF ERROR IN FORWARD AND INVERSE DECODING CHANNELS
by: N. A. Salas, et al.
Published: (2019-06-01) -
USING QR -CODES TO ORGANIZE A CHECKPOINT
by: Marat Raisovich Khamidullin, et al.
Published: (2021-02-01) -
On representation used in the binary code reverse engineering
by: V. A. Padaryan
Published: (2018-10-01) -
Automated exploit generation method for stack buffer overflow vulnerabilities
by: V. A. Padaryan, et al.
Published: (2018-10-01) -
MAJORITY DECODER OF CYCLIC CODE WITH TWO-STAGE ESTIMATION OF RELIABILITY OF INFORMATION
by: A. I. Korolev, et al.
Published: (2019-06-01)