Dynamic Task Distribution Model for On-Chip Reconfigurable High Speed Computing System
Modern embedded systems are being modeled as Reconfigurable High Speed Computing System (RHSCS) where Reconfigurable Hardware, that is, Field Programmable Gate Array (FPGA), and softcore processors configured on FPGA act as computing elements. As system complexity increases, efficient task distribut...
Main Authors: | Mahendra Vucha, Arvind Rajawat |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi Limited
2015-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2015/783237 |
Similar Items
-
System level modeling of dynamic reconfigurable system-on-chip
by: Elena Suvorova, et al.
Published: (2015-04-01) -
An Evaluation of an Integrated On-Chip/Off-Chip Network for
High-Performance Reconfigurable Computing
by: Andrew G. Schmidt, et al.
Published: (2012-01-01) -
Dynamically reconfigurable network-on-chip
by: Beldachi, Arash Farhadi
Published: (2014) -
Scheduling Tasks on Heterogeneous Chip Multiprocessors with Reconfigurable Hardware
by: Teller, Justin Stevenson
Published: (2008) -
Study on Reconfigurable System-On-Chip Architecture Based on Dataflow Computing
by: Yen-Lin Lee, et al.
Published: (2001)