A New Approach for a Unified Architecture for Type IV DCT/DST with an Efficient Incorporation of Obfuscation Technique
This paper aims at solving one challenging problem in designing VLSI chips, namely, the security of the hardware, by presenting a new design approach that incorporates the obfuscation technique in the VLSI implementation of some important DSP algorithms. The proposed method introduces a new approach...
Main Authors: | , |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-07-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/10/14/1656 |
id |
doaj-f7a20cd79f4541469e0f65cf21456e91 |
---|---|
record_format |
Article |
spelling |
doaj-f7a20cd79f4541469e0f65cf21456e912021-07-23T13:38:05ZengMDPI AGElectronics2079-92922021-07-01101656165610.3390/electronics10141656A New Approach for a Unified Architecture for Type IV DCT/DST with an Efficient Incorporation of Obfuscation TechniqueDoru Florin Chiper0Laura-Teodora Cotorobai1Department of Applied Electronics, Faculty of Electronics, Telecommunications and Information Technology, Technical University Gheorghe Asachi, 700506 Iasi, RomaniaDepartment of Applied Electronics, Faculty of Electronics, Telecommunications and Information Technology, Technical University Gheorghe Asachi, 700506 Iasi, RomaniaThis paper aims at solving one challenging problem in designing VLSI chips, namely, the security of the hardware, by presenting a new design approach that incorporates the obfuscation technique in the VLSI implementation of some important DSP algorithms. The proposed method introduces a new approach in obtaining a unified VLSI architecture for computing type IV discrete cosine transform (DCT-IV) and type IV discrete sine transform (DST-IV), with an efficient integration of the obfuscation technique, while maintaining low overheads. The algorithms for these two transforms were restructured in such a way that their structures are fairly similar, and thus they can be implemented on the same VLSI chip and on the same hardware with very few modifications, with the latter being attributed to the pre-processing and post-processing stages. The design proposed uses the regular and modular structures, which are named quasi-correlation, and the architecture is inspired by the paradigm of the systolic array architecture. Thus, the introduced design benefits the security, for the hardware, and also the advantages introduced by the use of the regular and modular structures. A very efficient, unified VLSI architecture for type IV DCT/DST can be obtained, which allows the computation of the two algorithms on the same hardware, allowing an efficient incorporation of the obfuscation technique with very low overheads, and it can be very efficiently implemented, offering high-speed performances and low hardware complexity, with the latter being attributed to the efficient use of the hardware resources for the computation of these two algorithms.https://www.mdpi.com/2079-9292/10/14/1656DCT-IV transformDST-IV transformdiscrete transformshardware securitysystolic arraystime-varying obfuscation |
collection |
DOAJ |
language |
English |
format |
Article |
sources |
DOAJ |
author |
Doru Florin Chiper Laura-Teodora Cotorobai |
spellingShingle |
Doru Florin Chiper Laura-Teodora Cotorobai A New Approach for a Unified Architecture for Type IV DCT/DST with an Efficient Incorporation of Obfuscation Technique Electronics DCT-IV transform DST-IV transform discrete transforms hardware security systolic arrays time-varying obfuscation |
author_facet |
Doru Florin Chiper Laura-Teodora Cotorobai |
author_sort |
Doru Florin Chiper |
title |
A New Approach for a Unified Architecture for Type IV DCT/DST with an Efficient Incorporation of Obfuscation Technique |
title_short |
A New Approach for a Unified Architecture for Type IV DCT/DST with an Efficient Incorporation of Obfuscation Technique |
title_full |
A New Approach for a Unified Architecture for Type IV DCT/DST with an Efficient Incorporation of Obfuscation Technique |
title_fullStr |
A New Approach for a Unified Architecture for Type IV DCT/DST with an Efficient Incorporation of Obfuscation Technique |
title_full_unstemmed |
A New Approach for a Unified Architecture for Type IV DCT/DST with an Efficient Incorporation of Obfuscation Technique |
title_sort |
new approach for a unified architecture for type iv dct/dst with an efficient incorporation of obfuscation technique |
publisher |
MDPI AG |
series |
Electronics |
issn |
2079-9292 |
publishDate |
2021-07-01 |
description |
This paper aims at solving one challenging problem in designing VLSI chips, namely, the security of the hardware, by presenting a new design approach that incorporates the obfuscation technique in the VLSI implementation of some important DSP algorithms. The proposed method introduces a new approach in obtaining a unified VLSI architecture for computing type IV discrete cosine transform (DCT-IV) and type IV discrete sine transform (DST-IV), with an efficient integration of the obfuscation technique, while maintaining low overheads. The algorithms for these two transforms were restructured in such a way that their structures are fairly similar, and thus they can be implemented on the same VLSI chip and on the same hardware with very few modifications, with the latter being attributed to the pre-processing and post-processing stages. The design proposed uses the regular and modular structures, which are named quasi-correlation, and the architecture is inspired by the paradigm of the systolic array architecture. Thus, the introduced design benefits the security, for the hardware, and also the advantages introduced by the use of the regular and modular structures. A very efficient, unified VLSI architecture for type IV DCT/DST can be obtained, which allows the computation of the two algorithms on the same hardware, allowing an efficient incorporation of the obfuscation technique with very low overheads, and it can be very efficiently implemented, offering high-speed performances and low hardware complexity, with the latter being attributed to the efficient use of the hardware resources for the computation of these two algorithms. |
topic |
DCT-IV transform DST-IV transform discrete transforms hardware security systolic arrays time-varying obfuscation |
url |
https://www.mdpi.com/2079-9292/10/14/1656 |
work_keys_str_mv |
AT doruflorinchiper anewapproachforaunifiedarchitecturefortypeivdctdstwithanefficientincorporationofobfuscationtechnique AT laurateodoracotorobai anewapproachforaunifiedarchitecturefortypeivdctdstwithanefficientincorporationofobfuscationtechnique AT doruflorinchiper newapproachforaunifiedarchitecturefortypeivdctdstwithanefficientincorporationofobfuscationtechnique AT laurateodoracotorobai newapproachforaunifiedarchitecturefortypeivdctdstwithanefficientincorporationofobfuscationtechnique |
_version_ |
1721288732963766272 |