Spin Me Right Round Rotational Symmetry for FPGA-Specific AES
The effort in reducing the area of AES implementations has largely been focused on Application-Specific Integrated Circuits (ASICs) in which a tower field construction leads to a small design of the AES S-box. In contrast, a naïve implementation of the AES S-box has been the status-quo on Field-Pro...
Main Authors: | Lauren De Meyer, Amir Moradi, Felix Wegener |
---|---|
Format: | Article |
Language: | English |
Published: |
Ruhr-Universität Bochum
2018-08-01
|
Series: | Transactions on Cryptographic Hardware and Embedded Systems |
Subjects: | |
Online Access: | https://tches.iacr.org/index.php/TCHES/article/view/7288 |
Similar Items
-
Recovering the CTR_DRBG state in 256 traces
by: Lauren De Meyer
Published: (2019-11-01) -
Multiplicative Masking for AES in Hardware
by: Lauren De Meyer, et al.
Published: (2018-08-01) -
New First-Order Secure AES Performance Records
by: Aein Rezaei Shahmirzadi, et al.
Published: (2021-02-01) -
Consolidating Security Notions in Hardware Masking
by: Lauren De Meyer, et al.
Published: (2019-05-01) -
Re-Consolidating First-Order Masking Schemes
by: Aein Rezaei Shahmirzadi, et al.
Published: (2020-12-01)