Pulse Coded Neural Network Implementation In VLSI
A neural network that encodes signals in terms of pulses has been designed and fabricated. The neural network components are described in detail. As a test case, a two-layer network is implemented. A preliminary test result shows some promise and some limitations of the design
Main Authors: | Shaikh-Husin, Nasir (Author), Chang, Wooi Po (Author) |
---|---|
Format: | Article |
Language: | English |
Published: |
2000-09-24.
|
Subjects: | |
Online Access: | Get fulltext |
Similar Items
-
VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
by: Rajah, Avinash
Published: (2005) -
Nano-scale VLSI clock routing module based on useful-skew tree algorithm
by: Eik Wee, Chew, et al.
Published: (2006) -
Stochastic computing correlation utilization in convolutional neural network basic functions
by: Abdellatef, Hamdan, et al.
Published: (2018) -
FPGA Implementation of RSA Public-Key Cryptographic Coprocessor
by: Hani, Mohamed Khalil, et al.
Published: (2000) -
An optimization algorithm based on grid-graphs for minimizing interconnect delay in VLSI layout design
by: Mohd. Hani, Mohamed Khalil, et al.
Published: (2009)