Impact of nanometer transistor on analog performance
Scaling down of transistor dimension is generally being well accepted and adapted by digital designers as they could introduce more design features at almost no increase in silicon area. However, for analog designers, using smaller transistors in their design would cost them extra design efforts as...
Main Author: | Husaini Zakaria, Mohamad Asfa (Author) |
---|---|
Format: | Thesis |
Published: |
2011-12.
|
Subjects: | |
Online Access: | Get fulltext |
Similar Items
-
Design of analog modules using carbon nanotube field effect transistor (CNFET)
by: Lee, Lih Shiuan
Published: (2014) -
Comparison analysis on scaling the vertical and lateral NMOSFET in nanometer regime
by: Saad, Ismail, et al.
Published: (2008) -
Characterization of planar and vertical n-channel mosfet in nanometer regime
by: Sulaiman, Ima
Published: (2007) -
Interconnect tree optimization algorithm in nanometer very large scale integration designs
by: Eh Kan, Chessda Uttraphan
Published: (2016) -
Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
by: Ch'ng, Heng Sun
Published: (2007)