Enhancing SRAM performance of common gate FinFET by using controllable independent double gate
This project is focus on the research and evaluation on the characteristic of independent controllable gate FinFET structure in static random access memory (SRAM) circuitry. BSIM-CMG model for common gate FinFET is chosen in this research. The independent controllable gate FinFET is constructed usin...
Main Author: | Chong, Chung Keong (Author) |
---|---|
Format: | Thesis |
Published: |
2015-06.
|
Subjects: | |
Online Access: | Get fulltext |
Similar Items
-
Performance analysis of 22NM FinFET-based 8T SRAM cell
by: Hasan Baseri, Nur Hasnifa
Published: (2018) -
Performance evaluation of 14nm FinFET-based 6T SRAM cell functionality for DC and transient circuit analysis
by: Lim, Wei, et al.
Published: (2014) -
Design and performance analysis of 1-Bit FinFET full adder cells for subthreshold region at 16 nm process technology
by: Abdul Tahrim, Aqilah, et al.
Published: (2015) -
High-Frequency Oscillator Design with Independent Gate FinFET
by: Kelestemur, Yunus
Published: (2019) -
Independently-Controlled-Gate FinFET Schmitt Trigger Sub-threshold SRAMs
by: Hsieh, Chien-Yu, et al.
Published: (2010)