Author restrospective AEGIS: architecture for tamper-evident and tamper-resistant processing
AEGIS is a single-chip secure processor that can be used to protect the integrity and confidentiality of an application program from both physical and software attacks. We briefly describe the history behind this architecture and its key features, discuss main observations and lessons from the proje...
Main Authors: | Suh, G. Edward (Author), Fletcher, Christopher (Author), Clarke, Dwaine (Author), Gassend, Blaise (Author), van Dijk, Marten (Author), Devadas, Srinivas (Author) |
---|---|
Other Authors: | Massachusetts Institute of Technology. Computer Science and Artificial Intelligence Laboratory (Contributor) |
Format: | Article |
Language: | English |
Published: |
Association for Computing Machinery (ACM),
2021-11-24T19:05:39Z.
|
Subjects: | |
Online Access: | Get fulltext |
Similar Items
-
Author restrospective AEGIS: architecture for tamper-evident and tamper-resistant processing
by: Suh, G. Edward, et al.
Published: (2021) -
Generalized external interaction with tamper-resistant hardware with bounded information leakage
by: Yu, Xiangyao, et al.
Published: (2014) -
Tampering with freedom
by: The Independent
Published: (1996-11-01) -
Tampere und Chemnitz
by: Goldammer, Tina
Published: (2012) -
On Resilience to Computable Tampering
by: Ball Jr, Maynard Marshall
Published: (2021)