A 10-Gb/s Compact Low-Power Serial I/O With DFE-IIR Equalization in 65-nm CMOS
A compact and power-efficient serial I/O targeting dense silicon carrier interconnects is reported. Based on expected channel characteristics, the proposed I/O features low-impedance transmitter termination, high-impedance receiver termination, and a receiver with modified DFE with IIR filter feedba...
Main Authors: | Kim, Byeong-Su (Contributor), Liu, Yong (Author), Dickson, Timothy O. (Author), Bulzacchelli, John F. (Author), Friedman, Daniel J. (Author) |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science (Contributor) |
Format: | Article |
Language: | English |
Published: |
Institute of Electrical and Electronics Engineers,
2010-03-18T18:29:47Z.
|
Subjects: | |
Online Access: | Get fulltext |
Similar Items
-
A 10Gb/s compact low-power serial I/O with DFE-IIR equalization in 65nm CMOS
by: Kim, Byungsub, et al.
Published: (2010) -
A 5Gb/s Speculative DFE for 2x Blind ADC-based Receivers in 65-nm CMOS
by: Sarvari, Siamak
Published: (2010) -
A 5Gb/s Speculative DFE for 2x Blind ADC-based Receivers in 65-nm CMOS
by: Sarvari, Siamak
Published: (2010) -
A 60-Gb/s Wireline Transmitter in 65-nm CMOS Technology
by: Hao-Wei Hung, et al.
Published: (2013) -
A 40-Gb/s Wireline Backplane Receiver in 65-nm CMOS Technology
by: Chen-Lun Lin, et al.
Published: (2012)