|
|
|
|
LEADER |
01730 am a22002413u 4500 |
001 |
60412 |
042 |
|
|
|a dc
|
100 |
1 |
0 |
|a Chung, SungWon
|e author
|
100 |
1 |
0 |
|a Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
|e contributor
|
100 |
1 |
0 |
|a Massachusetts Institute of Technology. Microsystems Technology Laboratories
|e contributor
|
100 |
1 |
0 |
|a Dawson, Joel L.
|e contributor
|
100 |
1 |
0 |
|a Dawson, Joel L.
|e contributor
|
100 |
1 |
0 |
|a Chung, SungWon
|e contributor
|
700 |
1 |
0 |
|a Dawson, Joel L.
|e author
|
245 |
0 |
0 |
|a A 73.1dB SNDR Digitally Assisted Subsampler for RF Power Amplifier Linearization Systems
|
260 |
|
|
|b VLSI-TSA,
|c 2011-01-07T21:44:17Z.
|
856 |
|
|
|z Get fulltext
|u http://hdl.handle.net/1721.1/60412
|
520 |
|
|
|a conference website
|
520 |
|
|
|a We present a digitally assisted subsampler, designed to serve as the downconversion path in adaptive predistorters for 800MHz-5.8GHz RF power amplifiers. We use digital averaging to overcome the noise folding problems of subsampling, obtaining a final SNDR of 73.1dB for signals centered about a 2.4GHz carrier. Using quadrature subsampling, we obtain both the I and Q samples from the same physical path and thereby eliminate IQ gain mismatch. When used as part of an adaptive predistortion system, the subsampler enables an EVM improvement of 3.2% and distortion products suppression of up to 7.6dB for 802.11g signals. The subsampler IC, designed in a 90nm CMOS process, consumes 6.0mW from a 1.2V supply.
|
520 |
|
|
|a Focus Center Research Program. Focus Center for Circuit & System Solutions
|
546 |
|
|
|a en_US
|
655 |
7 |
|
|a Article
|
773 |
|
|
|t 16th International Symposium on VLSI Technology, Systems and Applications (2009 VLSI-TSA)
|