ARCc: A case for an architecturally redundant cache-coherence architecture for large multicores

This paper proposes an architecturally redundant cache-coherence architecture (ARCc) that combines the directory and shared-NUCA based coherence protocols to improve performance, energy and dependability. Both coherence mechanisms co-exist in the hardware and ARCc enables seamless transition between...

Full description

Bibliographic Details
Main Authors: Khan, Omer (Contributor), Hoffmann, Henry Christian (Contributor), Lis, Mieszko (Contributor), Hijaz, Farrukh (Author), Agarwal, Anant (Contributor), Devadas, Srinivas (Contributor)
Other Authors: Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science (Contributor)
Format: Article
Language:English
Published: Institute of Electrical and Electronics Engineers, 2012-06-28T20:01:54Z.
Subjects:
Online Access:Get fulltext

Similar Items