Hardware-aware motion estimation search algorithm development for high-efficiency video coding (HEVC) standard
This work presents a hardware-aware search algorithm for HEVC motion estimation. Implications of several decisions in search algorithm are considered with respect to their hardware implementation costs (in terms of area and bandwidth). Proposed algorithm provides 3X logic area in integer motion esti...
Main Authors: | Sinangil, Mahmut E. (Author), Chandrakasan, Anantha P. (Contributor), Sze, Vivienne (Contributor), Zhou, Minhua (Contributor), Sinangil, Mahmut (Contributor) |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science (Contributor) |
Format: | Article |
Language: | English |
Published: |
Institute of Electrical and Electronics Engineers (IEEE),
2015-03-12T17:22:01Z.
|
Subjects: | |
Online Access: | Get fulltext |
Similar Items
-
Memory cost vs. coding efficiency trade-offs for HEVC motion estimation engine
by: Sinangil, Mahmut E., et al.
Published: (2015) -
Cost and Coding Efficient Motion Estimation Design Considerations for High Efficiency Video Coding (HEVC) Standard
by: Sze, Vivienne, et al.
Published: (2015) -
Decoder Hardware Architecture for HEVC
by: Tikekar, Mehul, et al.
Published: (2015) -
A 0.7-V 1.8-mW H.264/AVC 720p Video Decoder
by: Finchelstein, Daniel Frederic, et al.
Published: (2010) -
Application-Specific SRAM Design Using Output Prediction to Reduce Bit-Line Switching Activity and Statistically Gated Sense Amplifiers for Up to 1.9x Lower Energy/Access
by: Sinangil, Mahmut E., et al.
Published: (2015)