Uma plataforma de hardware para processamento de imagem baseada na transformada imagem-floresta

Uma plataforma de hardware para processamento de imagem baseada na transformada imagem-floresta

Orientadores: Guido Costa Souza de Araujo, Alexandre Xavier Falcão === Dissertação (mestrado) - Universidade Estadual de Campinas, Instituto de Computação === Made available in DSpace on 2018-08-07T09:45:52Z (GMT). No. of bitstreams: 1 Cappabianco_FabioAugustoMenocci_M.pdf: 2472578 bytes, checksum:...

Full description

Bibliographic Details
Main Author:	Cappabianco, Fabio Augusto Menocci
Other Authors:	UNIVERSIDADE ESTADUAL DE CAMPINAS
Format:	Others
Language:	Portuguese
Published:	[s.n.] 2006
Subjects:	Processamento de imagens FPGA (Field Programmable Gate Array) Hardware - Arquitetura Interpretação de imagens Image processing Field programmable gate arrays Hardware architecture Picture interpretation
Online Access:	CAPPABIANCO, Fabio Augusto Menocci. Uma plataforma de hardware para processamento de imagem baseada na transformada imagem-floresta. 2006. 64p. Dissertação (mestrado) - Universidade Estadual de Campinas, Instituto de Computação, Campinas, SP. Disponível em: <http://www.repositorio.unicamp.br/handle/REPOSIP/275908>. Acesso em: 7 ago. 2018. http://repositorio.unicamp.br/jspui/handle/REPOSIP/275908

Similar Items

On-Board Ortho-Rectification for Images Based on an FPGA
by: Guoqing Zhou Rongting Zhang Na Liu Jingjin Huang and Xiang Zhou, et al.
Published: (2017-08-01)

Towards Trust Hardware Deployment of Edge Computing: Mitigation of Hardware Trojans based on Evolvable Hardware
by: Huang, Z., et al.
Published: (2022)

Comparison of Power Converter Models with Losses for Hardware-in-the-Loop Using Different Numerical Formats
by: Elyas Zamiri, et al.
Published: (2019-11-01)

FPGA-Based Hardware Accelerator Design and Implementation of Oil Palm Detection
by: YUAN Ming, CHAI Zhilei, GAN Lin
Published: (2021-02-01)

Analysis and Comparison of FPGA-Based Histogram of Oriented Gradients Implementations
by: Sina Ghaffari, et al.
Published: (2020-01-01)

Hardware-Intrinsic Multi-Layer Security: A New Frontier for 5G Enabled IIoT
by: Hussain Al-Aqrabi, et al.
Published: (2020-03-01)

An Amygdala-Inspired Classical Conditioning Model Implemented on an FPGA for Home Service Robots
by: Yuichiro Tanaka, et al.
Published: (2020-01-01)

A Novel Ultra-Compact FPGA PUF: The DD-PUF
by: Riccardo Della Sala, et al.
Published: (2021-09-01)

Genetic programming in hardware
by: Martin, Peter N.
Published: (2003)

The feasibility of speeding up 2D seismic migration using a specific processor on a FPGA
by: Sergio Alberto Abreo Carrillo, et al.
Published: (2010-01-01)

Automatic Tool for Fast Generation of Custom Convolutional Neural Networks Accelerators for FPGA
by: Miguel Rivera-Acosta, et al.
Published: (2019-06-01)

The Development of Hardware Multi-core Test-bed on Field Programmable Gate Array
by: Shivashanker, Mohan
Published: (2011)

Design, FPGA-based Implementation and Performance of a Pseudo Random Number Generator of Chaotic Sequences
by: DRIDI, F., et al.
Published: (2021-05-01)

Desenvolvimento e prototipagem de um no de acesso para redes de chaveamento de pacotes opticos
by: Bernardo, Rodrigo
Published: (2009)

SynMaker: uma ferramenta de síntese de alto nível para processamento digital de imagem
by: SILVA JÚNIOR, Luis Carlos da
Published: (2015)

Single-Image Visibility Restoration: A Machine Learning Approach and Its 4K-Capable Hardware Accelerator
by: Dat Ngo, et al.
Published: (2020-10-01)

Hardware Acceleration of Video analytics on FPGA using OpenCL
Published: (2019)

Techniques de multiplexage pour un système d'émulation et de prototypage rapide à base de FPGA
by: Turki, Mariem
Published: (2014)

Runtime partial FPGA reconfiguration
by: Wood, Christopher Landon
Published: (2007)

The functional memory approach to the design of custom computing machines
by: Halverson, Richard Peyton
Published: (2009)

Routing algorithms for field-programmable gate arrays
by: Lee, Seokjin
Published: (2008)

Single event upset testing of flash based field programmable gate arrays
by: Potgieter, Juan-Pierre
Published: (2015)

Implementation of a configurable fault tolerant processor (CFTP)
by: Johnson, Steven A.
Published: (2012)

Design of FPGA Accelerator Architecture for Convolutional Neural Network
by: LI Bingjian, QIN Guoxuan, ZHU Shaojie, PEI Zhihui
Published: (2020-03-01)

Exploring the Limits of Floating-Point Resolution for Hardware-In-the-Loop Implemented with FPGAs
by: Alberto Sanchez, et al.
Published: (2018-09-01)

A High-Throughput Hardware Accelerator for Network Entropy Estimation Using Sketches
by: Javier E. Soto, et al.
Published: (2021-01-01)

Efficient Hardware Design and Implementation of the Voting Scheme-Based Convolution
by: Fernandes, D., et al.
Published: (2022)

Efficient Hardware Design and Implementation of the Voting Scheme-Based Convolution
by: Fernandes, D., et al.
Published: (2022)

Efficient Hardware Design and Implementation of the Voting Scheme-Based Convolution
by: Fernandes, D., et al.
Published: (2022)

SoC Design Based on a FPGA for a Configurable Neural Network Trained by Means of an EKF
by: Juan Renteria-Cedano, et al.
Published: (2019-07-01)

An Energy-Efficient Implementation of Group Pruned CNNs on FPGA
by: Wei Pang, et al.
Published: (2020-01-01)

Design and implementation of a high level image processing machine using reconfigurable hardware
by: Donachy, Paul
Published: (1996)

An Embedded Implementation of Discrete Zolotarev Transform Using Hardware-Software Codesign
by: J. Kubak, et al.
Published: (2021-06-01)

Modeling of Deadtime Events in Power Converters with Half-Bridge Modules for a Highly Accurate Hardware-in-the-Loop Fixed Point Implementation in FPGA
by: Roberto Saralegui, et al.
Published: (2021-07-01)

Ingress of Threshold Voltage-Triggered Hardware Trojan in the Modern FPGA Fabric–Detection Methodology and Mitigation
by: Sohaib Aslam, et al.
Published: (2020-01-01)

Arquitetura do módulo de convolução para visão computacional baseada em FPGA
by: Almeida, Carlos Caetano de, 1976-
Published: (2015)

mNet2FPGA: A Design Flow for Mapping a Fixed-Point CNN to Zynq SoC FPGA
by: Tomyslav Sledevič, et al.
Published: (2020-11-01)

EFIC-ME: A Fast Emulation Based Fault Injection Control and Monitoring Enhancement
by: Zain Ul Abideen, et al.
Published: (2020-01-01)

Electronic combination lock system using verilog HDL
by: Ab Malik, A., et al.
Published: (2021)

Timing and Congestion Driven Algorithms for FPGA Placement
by: Zhuo, Yue
Published: (2006)