Text this: Formal Verification Of Analog And Mixed Signal Designs Using Simulation Traces