Low-power packet synchronization scheme implemented on field programmable gate array
Master of Science === Electrical and Computer Engineering === Dwight D. Day === Synchronization is one of the most critical steps in a wireless communication system. With the system having limited energy resources, low power devices and designs are key aspects of the design process. Digital communic...
Main Author: | Carlson, Charles |
---|---|
Language: | en_US |
Published: |
Kansas State University
2015
|
Subjects: | |
Online Access: | http://hdl.handle.net/2097/20423 |
Similar Items
-
Power Packet Dispatching Based on Synchronization with Features on Safety
by: Zhou, Yanzi
Published: (2015) -
Modeling and reduction of dynamic power in field-programmable gate arrays
by: Lamoureux, Julien
Published: (2008) -
Modeling and reduction of dynamic power in field-programmable gate arrays
by: Lamoureux, Julien
Published: (2008) -
Modeling and reduction of dynamic power in field-programmable gate arrays
by: Lamoureux, Julien
Published: (2008) -
Overlay Architectures for FPGA-Based Software Packet Processing
by: Martin, Labrecque
Published: (2011)