A TLM-RTL Systemverilog-Based Verification Franework for OCP Design
Open Core Protocol (OCP) establishes itself as the only non-proprietary, openly licensed, core-centric protocol that is used to support “plug-and-play” SoC (System-On-Chip) design practices. Designer can reuse OCP-compliance IP cores based on system integration and verification approach in multiple...
Main Author: | Zhang, Shihua |
---|---|
Format: | Others |
Published: |
2011
|
Online Access: | http://spectrum.library.concordia.ca/7303/1/Zhang_MASc_S2011.pdf Zhang, Shihua <http://spectrum.library.concordia.ca/view/creators/Zhang=3AShihua=3A=3A.html> (2011) A TLM-RTL Systemverilog-Based Verification Franework for OCP Design. Masters thesis, Concordia University. |
Similar Items
The methodology of Determination of the OCPs in Milk by GC
by: Yu, Li Chun, et al.
Published: (1996)
by: Yu, Li Chun, et al.
Published: (1996)
Similar Items
-
Groebner Bases Based Verification Solution for SystemVerilog Concurrent Assertions
by: Ning Zhou, et al.
Published: (2014-01-01) -
Wu’s Characteristic Set Method for SystemVerilog Assertions Verification
by: Xinyan Gao, et al.
Published: (2013-01-01) -
Hardware/Software Co-Verification Using the SystemVerilog DPI
by: Freitas, Arthur
Published: (2007) -
Hardware/Software Co-Verification Using the SystemVerilog DPI
by: Freitas, Arthur
Published: (2007) -
Quick RTL Synthesis for Design Analysis and Verification
by: Chun-Fu Huang, et al.
Published: (2006)