Assertion-checker synthesis for hardware verification, in-circuit debugging and on-line monitoring
Producing error-free circuits is of paramount importance in the semiconductor industry. Assertions are becoming an indispensable means of verifying the correctness of increasingly complex digital designs. Assertions model the proper behavior of a design, and are expressed in a high level language ba...
Main Author: | Boulé, Marc |
---|---|
Other Authors: | Zeljko Zilic (Internal/Supervisor) |
Format: | Others |
Language: | en |
Published: |
McGill University
2008
|
Subjects: | |
Online Access: | http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=18754 |
Similar Items
-
Hardware-based temporal logic checkers for the debugging of digital integrated circuits
by: Chenard, Jean-Samuel
Published: (2012) -
Assertion based debugging and monitoring of distributed systems
by: Kallankara, Vivek
Published: (2011) -
On Assertion-Based Verification for Hardware Debugging
by: Tsung-Chih Tsai, et al.
Published: (2005) -
Optimizing assertions in semi-formal assertion- based verification
by: Sarraf, Danny
Published: (2013) -
High-Level Synthesis of In-Circuit Assertions for Verification, Debugging, and Timing Analysis
by: John Curreri, et al.
Published: (2011-01-01)