Bridging fault analysis in digital circuits.
Massachusetts Institute of Technology. Dept. of Electrical Engineering. Thesis. 1974. M.S. === MICROFICHE COPY ALSO AVAILABLE IN BARKER ENGINEERING LIBRARY. === Includes bibliographical references. === M.S.
Main Author: | Haas, René Manuel |
---|---|
Other Authors: | Samuel J. Mason. |
Format: | Others |
Language: | English |
Published: |
Massachusetts Institute of Technology
2005
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/13571 |
Similar Items
-
DIRECT IONIZATION-INDUCED TRANSIENT FAULT ANALYSIS FOR COMBINATIONAL LOGIC AND SEQUENTIAL CAPTURE IN DIGITAL INTEGRATED CIRCUITS FOR LIGHTLY-IONIZING ENVIRONMENTS.
by: Black, Dolores Archuleta
Published: (2011) -
An Investigation of Power Consumption for Fault-Tolerant Digital Circuits
by: Engelken, Corey M.
Published: (2014) -
Hierarchical Fault Response Modeling of Analog/RF Circuits
Published: (2010) -
FAULT DE-INTERLEAVING FOR RELIABILITY IN HIGH-SPEED CIRCUITS
by: Dick, Kevin Douglas
Published: (2011) -
A Josephson junction bridge track and hold circuit
by: Tam, Kimo Y. F. (Kimo Yat Fung)
Published: (2007)