Sieve : an XML-based structural Verilog rules check tool
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2003. === Includes bibliographical references (p. 83). === The complexity of microprocessor chip designs continues to grow with every generation. At the same time, the amount of manpower ne...
Main Author: | Cheng, Tina, 1980- |
---|---|
Other Authors: | Krste AsanoviÄ. |
Format: | Others |
Language: | en_US |
Published: |
Massachusetts Institute of Technology
2005
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/27091 |
Similar Items
-
Modeling photonic links in Verilog-A
by: Kononov, Ekaterina (Ekaterina R.)
Published: (2014) -
Compact modeling of circuits and devices in Verilog-A
by: Mysore, Omar
Published: (2013) -
Implementation of H.264 Decoder in Bluespec SystemVerilog
by: Lin, Chun-Chieh
Published: (2008) -
Implementation of the Intel 486 SX microprocessor in Verilog hardware description language
by: Chen, Adam Y. (Adam Yu-Chih)
Published: (2013) -
An XML messaging protocol for multimodal galaxy applications
by: Kuo, Justin H. (Justin Hans), 1980-
Published: (2014)