A theory of clock synchronization

A theory of clock synchronization

Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1995. === Includes bibliographical references (p. 143-146) and index. === by Boaz Patt. === Ph.D.

Bibliographic Details
Main Author:	Patt, Boaz
Other Authors:	Nancy A. Lynch.
Format:	Others
Language:	English
Published:	Massachusetts Institute of Technology 2007
Subjects:	Electrical Engineering and Computer Science
Online Access:	http://hdl.handle.net/1721.1/36954

Similar Items

Synchronous communication techniques for rationally clocked systems
by: Sarmenta, Luis Francisco G. (Luis Francisco Gumaru)
Published: (2007)

Time surveying : clock synchronization over packet networks
by: Troxel, Gregory D. (Gregory Donald)
Published: (2006)

A delay-locked loop for clock recovery and data synchronization
by: Bulzacchelli, John F. (John Francis)
Published: (2005)

Active optical clock distribution
by: Simpkins, Travis L. (Travis Lee), 1977-
Published: (2014)

Techniques for low jitter clock multiplication
by: Helal, Belal M., 1971-
Published: (2009)

Designing the ClockSketch user experience
by: Hobbs, Katherine Anna
Published: (2016)

Application of a resonant transmission line clock driver
by: Cavazos, Charles J. (Charles Jason)
Published: (2013)

An on chip low skew optical clock receiver
by: Lum, Allan Marn Loy, 1978-
Published: (2014)

PLL-based active optical clock distribution
by: Kern, Alexandra M., 1979-
Published: (2005)

A clock-based analog memory element for integrated circuits
by: O'Halloran, Micah G. (Micah Galletta), 1978-
Published: (2014)

Robust dynamic symbol recognition : the ClockSketch classifier
by: Ma, Kăichén
Published: (2014)

Design of on-chip monitoring circuits for clock delay and temperature
by: Kakuru, George Bamuturaki
Published: (2016)

Terahertz frequency synthesis in CMOS for a chip-scale molecular clock
by: Mawdsley, James P.
Published: (2019)

Analysis and characterization of random skew and jitter in a novel clock network
by: Gutnik, Vadim
Published: (2014)

Gyroscope angular rate processing across asynchronous clock domains
by: Osborn, Christopher Scott, 1979-
Published: (2014)

Application of three-dimensional circuit integration to global clock distribution
by: Salinas, Erica M. (Erica Marie), 1980-
Published: (2005)

A 2.5 Gb/s SONET clock and data recovery macro cell
by: Dickson, Andrew Holden
Published: (2007)

A spread-spectrum clock generator using phase interpolation for EMI reduction
by: Tran, Ky-Anh
Published: (2014)

On the complexity of synchronization
by: Gelashvili, Rati
Published: (2017)

Heterogeneous synchronization
by: Koch, Walter V. von (Walter Victor von), 1973-
Published: (2009)

Integrating digitizing pen technology and machine learning with the Clock Drawing Test
by: Felch, Kristen (Kristen M.)
Published: (2011)

A low-skew, low jitter receiver circuit for on-chip optical clock distribution
by: Drego, Nigel Anthony, 1980-
Published: (2014)

Kronos : verifying leak-free reset for a system-on-chip with multiple clock domains
by: Moroze, Noah(Noah F.)
Published: (2021)

Marking Time : increased scope and accuracy for sketch classification of the clock drawing test
by: Chien, Jonathan
Published: (2015)

A noise-gated PLL for clock recovery in a free-space laser communication system
by: Lund, Gavin
Published: (2013)

Synchronization on nulticore architectures
by: Harding, Rachael, S.M. Massachusetts Institute of Technology
Published: (2014)

Synchronized MIMD computing
by: Kuszmaul, Bradley Clair
Published: (2005)

A 9GHz injection locked loop optical clock receiver in 32-nm CMOS
by: Leu, Jonathan Chung
Published: (2011)

Calibration of sampling clock skew in high-speed, high-resolution time-interleaved ADCs
by: Kumar, Daniel Prashanth
Published: (2015)

5GHz CMOS resonant clock buffer with quadrature generation for fiber optic applications
by: Brasca, Claudio M. E
Published: (2006)

Reactive synchronization algorithms for multiprocessors
by: Lim, Beng-Hong
Published: (2007)

Synchronized exchange of material and information
by: Goyal, Amit, 1979-
Published: (2005)

Learning classification models of cognitive conditions from subtle behaviors in the digital Clock Drawing Test
by: Souillard-Mandar, William
Published: (2016)

Synchronization issues of the parallel A Star Search
by: Daly, Daniel Cameron
Published: (2006)

Reducing synchronization overhead in parallel simulation
by: Legedza, Ulana
Published: (2007)

Design of a phase-locked loop circuit in gallium arsenide for use in a high frequency clock distribution chip
by: Bandy, James H. (James Henry)
Published: (2007)

Scheduling and synchronization for multicore concurrency platforms
by: Agrawal, Kunal
Published: (2010)

Analysis of hunting in Synchronous Hysteresis Motor
by: Truong, Cang Kim, 1979-
Published: (2005)

Development of the recess mounting with monolithic metallization optoelectronic integrated circuit technology for optical clock distribution applications
by: Atmaca, Eralp, 1976-
Published: (2007)

All-optical clock recovery using a mode-locked fiber figure-eight laser with a semiconductor nonlinearity
by: Adams, Laura Ellen
Published: (2005)