Design of micropower operational amplifiers
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2006. === Includes bibliographical references (p. 149-151). === The operational amplifier is a fundamental building block for electronic devices and systems. The advancement of modern elect...
Main Author: | |
---|---|
Other Authors: | |
Format: | Others |
Language: | English |
Published: |
Massachusetts Institute of Technology
2007
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/37079 |
id |
ndltd-MIT-oai-dspace.mit.edu-1721.1-37079 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-MIT-oai-dspace.mit.edu-1721.1-370792019-05-02T16:11:08Z Design of micropower operational amplifiers Rayanakorn, Surapap Brendan J. Whelan. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Electrical Engineering and Computer Science. Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2006. Includes bibliographical references (p. 149-151). The operational amplifier is a fundamental building block for electronic devices and systems. The advancement of modern electronic technology has been setting more performance demand on the underlying integrated circuits including the operational amplifier. Reduction in power consumption and improvement in speed are some of the most important requirements. To address these concerns, this thesis presents a design of micropower Class AB operational amplifiers which has the ratio of gain bandwidth product to supply current higher than that of an existing IC. The design is in a 0.6pxm CMOS process. The input stage of the design has the folded-cascode architecture that allows the input common-mode range down to negative supply voltage. The Class AB output stage swings rail-to-rail and has the ratio of maximum current to quiescent current greater than 100. The bias cell of the operational amplifier is designed to consume only 6% of the total supply current. The thesis concludes the operational amplifier design with two frequency compensation options. (cont.) The one with simple Miller compensation has a unity gain frequency of 360kHz with 61.5 degrees of phase margin at 100pF load while consuming 20[mu]A supply current. The other with the hybrid of simple Miller compensation and cascode compensation offers an improved unity gain frequency of 590kHz at the same loading and power condition. by Surapap Rayanakorn. M.Eng. 2007-04-03T17:09:21Z 2007-04-03T17:09:21Z 2006 2006 Thesis http://hdl.handle.net/1721.1/37079 83282268 eng M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582 151 p. application/pdf Massachusetts Institute of Technology |
collection |
NDLTD |
language |
English |
format |
Others
|
sources |
NDLTD |
topic |
Electrical Engineering and Computer Science. |
spellingShingle |
Electrical Engineering and Computer Science. Rayanakorn, Surapap Design of micropower operational amplifiers |
description |
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2006. === Includes bibliographical references (p. 149-151). === The operational amplifier is a fundamental building block for electronic devices and systems. The advancement of modern electronic technology has been setting more performance demand on the underlying integrated circuits including the operational amplifier. Reduction in power consumption and improvement in speed are some of the most important requirements. To address these concerns, this thesis presents a design of micropower Class AB operational amplifiers which has the ratio of gain bandwidth product to supply current higher than that of an existing IC. The design is in a 0.6pxm CMOS process. The input stage of the design has the folded-cascode architecture that allows the input common-mode range down to negative supply voltage. The Class AB output stage swings rail-to-rail and has the ratio of maximum current to quiescent current greater than 100. The bias cell of the operational amplifier is designed to consume only 6% of the total supply current. The thesis concludes the operational amplifier design with two frequency compensation options. === (cont.) The one with simple Miller compensation has a unity gain frequency of 360kHz with 61.5 degrees of phase margin at 100pF load while consuming 20[mu]A supply current. The other with the hybrid of simple Miller compensation and cascode compensation offers an improved unity gain frequency of 590kHz at the same loading and power condition. === by Surapap Rayanakorn. === M.Eng. |
author2 |
Brendan J. Whelan. |
author_facet |
Brendan J. Whelan. Rayanakorn, Surapap |
author |
Rayanakorn, Surapap |
author_sort |
Rayanakorn, Surapap |
title |
Design of micropower operational amplifiers |
title_short |
Design of micropower operational amplifiers |
title_full |
Design of micropower operational amplifiers |
title_fullStr |
Design of micropower operational amplifiers |
title_full_unstemmed |
Design of micropower operational amplifiers |
title_sort |
design of micropower operational amplifiers |
publisher |
Massachusetts Institute of Technology |
publishDate |
2007 |
url |
http://hdl.handle.net/1721.1/37079 |
work_keys_str_mv |
AT rayanakornsurapap designofmicropoweroperationalamplifiers |
_version_ |
1719035837315809280 |