Strained SiGe-channel p-MOSFETs : impact of heterostructure design and process technology
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2007. === Includes bibliographical references (p. 163-173). === Conventional Si CMOS intrinsic device performance has improved by 17% per year over the last 30 years through scaling of the g...
Main Author: | Ní Chléirigh, Cáit |
---|---|
Other Authors: | Judy L. Hoyt. |
Format: | Others |
Language: | English |
Published: |
Massachusetts Institute of Technology
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/42236 |
Similar Items
-
Transport in thin-body MOSFETs fabricated in strained Si and strained Si/SiGe heterostructures on insulator
by: Åberg, Ingvar
Published: (2007) -
Enhanced Hole Mobility in High Ge Content Asymmetrically Strained-SiGe p-MOSFETs
by: Chleirigh, C. Ni, et al.
Published: (2012) -
Design and characterization of Si/SiGe heterostructure sub-100 nm bulk p-MOSFET
by: Lee, Jae-kyu, Ph. D. Massachusetts Institute of Technology
Published: (2010) -
High mobility strained Si/SiGe heterostructure MOSFETs : channel engineering and virtual substrate optimization
by: Leitz, Christopher W. (Christopher William), 1976-
Published: (2005) -
Technology for SiGe heterostructure-based CMOS devices
by: Armstrong, Mark Albert
Published: (2005)