An exploratory design of a 65 nm CMOS buck converter for maximum efficiency

An exploratory design of a 65 nm CMOS buck converter for maximum efficiency

Includes bibliographical references (p. 75-76). === Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2008. === Portable battery-operated consumer devices, such as mp3 players, cell phones, and digital cameras, are becoming ever more preva...

Full description

Bibliographic Details
Main Author:	Lin, Doris, M. Eng. Massachusetts Institute of Technology
Other Authors:	David J. Perreault.
Format:	Others
Language:	English
Published:	Massachusetts Institute of Technology 2009
Subjects:	Electrical Engineering and Computer Science.
Online Access:	http://hdl.handle.net/1721.1/46024

Similar Items

An Integrated High Efficiency DC-DC Converter in 65 nm CMOS
by: Manh, Vir Varinder
Published: (2010)

Design of a DC/DC buck converter for ultra-low power applications in 65nm CMOS Process
by: Safari, Naeim
Published: (2012)

Energy-efficient SRAM design in 28nm FDSOI Technology
by: Biswas, Avishek, Ph. D. Massachusetts Institute of Technology
Published: (2014)

An integrated multi-input single-output buck converter for laterally-arrayed multi-bandgap solar cells
by: Zhang, Haoquan,S. M.Massachusetts Institute of Technology.
Published: (2019)

Peak power tracking for a solar buck charger
by: Cohen, Jeremy Michael, M. Eng. Massachusetts Institute of Technology
Published: (2011)

Design of Pipelined Analog-to-Digital Converter with SI Technique in 65 nm CMOS Technology
by: Rajendran, Dinesh Babu
Published: (2011)

SINGLE-EVENT CHARGE COLLECTION AND UPSET IN 65-NM AND 40-NM DUAL- AND TRIPLE-WELL BULK CMOS SRAMS
by: Chatterjee, Indranil
Published: (2012)

10-bit C2C DAC Design in 65nm CMOS Technology
by: Kommareddy, Jeevani
Published: (2019)

DC-DC Converters Fabricated in 65nm CMOS Technology for Power Management IC
by: Kuo - Lin Zheng, et al.
Published: (2008)

Design Of A 65 Nm Cmos Comparator With Hysteresis
by: Aleksandr Vasjanov, et al.
Published: (2014-05-01)

Design of an 8-bit Successive Approximation Pipelined Analog to Digital Converter (SAP-ADC) in 90 nm CMOS
by: Kotti, Vivek
Published: (2017)

Design of a Low Power and Area Efficient Digital Down Converter and SINC Filter in CMOS 90-nm Technology
by: Billman, Steven John
Published: (2011)

Design of a 65 nm cmos comparator with hysteresis / 65 nm kmop technologijos histerezinio komparatoriaus projektavimas
by: Aleksandr Vasjanov, et al.
Published: (2014-04-01)

A 'Phase Reset' Scheme for an 8-11Gb/s Bang-Bang CDR in 65nm CMOS
by: Shivnaraine, Ravi
Published: (2013)

A 'Phase Reset' Scheme for an 8-11Gb/s Bang-Bang CDR in 65nm CMOS
by: Shivnaraine, Ravi
Published: (2013)

CMOS Integrated Buck Voltage Converter
by: Yu-Sung Cheng, et al.
Published: (2010)

Design of W-band 65nm-CMOS Wideband Receiver
by: Luo, Yu-Lun, et al.
Published: (2017)

All-Digital ADC Design in 65 nm CMOS Technology
by: Pathapati, Srinivasa Rao
Published: (2014)

Analysis and Design of Clock Generators in 65-nm CMOS Technology
by: I-Ting Lee, et al.
Published: (2013)

Design of 60ghz 65nm CMOS power amplifier
by: Aloui, Sofiane
Published: (2010)

Buck Converter Design Issues
by: Rahman, Muhammad Saad
Published: (2007)

Integrated DC-DC converter with ultra-low quiescent current
by: Chen, Christine, M. Eng. Massachusetts Institute of Technology
Published: (2014)

Spread spectrum modulation system for burst mode DC-DC converters
by: Zhang, Ji, M. Eng. Massachusetts Institute of Technology
Published: (2007)

Design of CMOS DC-DC Buck Converter with Protection Capability
by: Min-Chun Chiu, et al.
Published: (2013)

Design of Sub-THz heterodyne receivers in 65 nm CMOS process
by: Moron Guerra, José
Published: (2014)

On-Chip Phase Measurement Design Study in 65nm CMOS Technology
by: Haider, Daniyal
Published: (2015)

Design And Investigation Of 65 Nm Rf Cmos Technology Lc-Vco’s
by: Vytautas Mačaitis, et al.
Published: (2014-05-01)

Design and characterization of Si/SiGe heterostructure sub-100 nm bulk p-MOSFET
by: Lee, Jae-kyu, Ph. D. Massachusetts Institute of Technology
Published: (2010)

Sub-10-nm lithography with light-ion beams
by: Winston, Donald, Ph. D. Massachusetts Institute of Technology
Published: (2012)

Layout Implementation of A 10-Bit 1.2 GS/s Digital-to-Analog Converter In 90nm CMOS
by: Chunchu, Vinay Kumar
Published: (2017)

Transceivers for Optical Communication in 65-nm CMOS Technology
by: Jhih-Yu Jiang, et al.
Published: (2012)

Wireline Backplane Transceivers in 65-nm CMOS Technology
by: Yu-Nan Shih, et al.
Published: (2010)

A Pseudo Wave Tracking Technique in Constant-on-time Control for DC-DC Buck Converter in 28nm CMOS Technology
by: Lin, Wei-Tim, et al.
Published: (2015)

Pulse And Noise shaping D/A converter (PANDA) – Block implementation in 65nm SOI CMOS
by: Hägglund, Joel
Published: (2009)

Electron transport in ultrathin-body fully depleted n-MOSFETS fabricated on strained silicon directly on insulator with body thickness ranging from 22nm to 25 nm
by: Gomez, Leonardo, Ph. D. Massachusetts Institute of Technology
Published: (2007)

16-bit Digital Adder Design in 250nm and 64-bit Digital Comparator Design in 90nm CMOS Technologies
by: Boppana, Naga Venkata Vijaya Krishna
Published: (2014)

A Millimeter-Wave CMOS Injection-Locked BPSK Transmitter in 65-nm CMOS
by: Jiafu Lin, et al.
Published: (2021-03-01)

Design of CMOS DC-DC Buck Converter with Dual Filtering Inductors
by: Bo-Sheng Lian, et al.
Published: (2013)

Electrical and Thermal Characterization of an Inductor-Based ANPC-Type Buck Converter in 14 nm CMOS Technology for Microprocessor Applications
by: Pedro A. M. Bezerra, et al.
Published: (2020-01-01)

Design of an Operational Amplifier for High Performance Pipelined ADCs in 65nm CMOS
by: Payami, Sima
Published: (2012)