Current limiters based on silicon pillar un-gated FET for field emission application

Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2009. === Cataloged from PDF version of thesis. === Includes bibliographical references (p. 56-58). === This research investigates the use of vertical silicon ungated field effect transisto...

Full description

Bibliographic Details
Main Author: Niu, Ying, M. Eng. Massachusetts Institute of Technology
Other Authors: Akintunde Ibitayo Akinwande.
Format: Others
Language:English
Published: Massachusetts Institute of Technology 2011
Subjects:
Online Access:http://hdl.handle.net/1721.1/63025
id ndltd-MIT-oai-dspace.mit.edu-1721.1-63025
record_format oai_dc
spelling ndltd-MIT-oai-dspace.mit.edu-1721.1-630252019-05-02T16:27:09Z Current limiters based on silicon pillar un-gated FET for field emission application Niu, Ying, M. Eng. Massachusetts Institute of Technology Akintunde Ibitayo Akinwande. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Electrical Engineering and Computer Science. Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2009. Cataloged from PDF version of thesis. Includes bibliographical references (p. 56-58). This research investigates the use of vertical silicon ungated field effect transistors (FETs) as current limiters to individuallycontrol emission current in a field emitter and provide a simple solution to three problems that have plagued field emission arrays-emission current uniformity, emission current stability and reliability. The ungated FET is an high aspect ratio silicon pillar individually connected in series with silicon or carbon nanofiber (CNF) emission tip. The transistors were designed as high aspect ratio silicon pillars in order to achieve velocity saturation of carriers and obtain current source-like characteristics. Device and process simulations were initially conducted to solidify the derived analytical model and optimize design parameters. Devices were fabricated and characterized in the Microsystems Technology Laboratory. The main outcome of this study is that individual control of field emitter current is feasible using un-gated FETs based vertical Si pillars. by Ying Niu. M.Eng. 2011-05-23T18:04:13Z 2011-05-23T18:04:13Z 2009 2009 Thesis http://hdl.handle.net/1721.1/63025 720986529 eng M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582 58 p. application/pdf Massachusetts Institute of Technology
collection NDLTD
language English
format Others
sources NDLTD
topic Electrical Engineering and Computer Science.
spellingShingle Electrical Engineering and Computer Science.
Niu, Ying, M. Eng. Massachusetts Institute of Technology
Current limiters based on silicon pillar un-gated FET for field emission application
description Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2009. === Cataloged from PDF version of thesis. === Includes bibliographical references (p. 56-58). === This research investigates the use of vertical silicon ungated field effect transistors (FETs) as current limiters to individuallycontrol emission current in a field emitter and provide a simple solution to three problems that have plagued field emission arrays-emission current uniformity, emission current stability and reliability. The ungated FET is an high aspect ratio silicon pillar individually connected in series with silicon or carbon nanofiber (CNF) emission tip. The transistors were designed as high aspect ratio silicon pillars in order to achieve velocity saturation of carriers and obtain current source-like characteristics. Device and process simulations were initially conducted to solidify the derived analytical model and optimize design parameters. Devices were fabricated and characterized in the Microsystems Technology Laboratory. The main outcome of this study is that individual control of field emitter current is feasible using un-gated FETs based vertical Si pillars. === by Ying Niu. === M.Eng.
author2 Akintunde Ibitayo Akinwande.
author_facet Akintunde Ibitayo Akinwande.
Niu, Ying, M. Eng. Massachusetts Institute of Technology
author Niu, Ying, M. Eng. Massachusetts Institute of Technology
author_sort Niu, Ying, M. Eng. Massachusetts Institute of Technology
title Current limiters based on silicon pillar un-gated FET for field emission application
title_short Current limiters based on silicon pillar un-gated FET for field emission application
title_full Current limiters based on silicon pillar un-gated FET for field emission application
title_fullStr Current limiters based on silicon pillar un-gated FET for field emission application
title_full_unstemmed Current limiters based on silicon pillar un-gated FET for field emission application
title_sort current limiters based on silicon pillar un-gated fet for field emission application
publisher Massachusetts Institute of Technology
publishDate 2011
url http://hdl.handle.net/1721.1/63025
work_keys_str_mv AT niuyingmengmassachusettsinstituteoftechnology currentlimitersbasedonsiliconpillarungatedfetforfieldemissionapplication
_version_ 1719040963575283712