Reducing register file size through instruction pre-execution enhanced by value prediction

Reducing register file size through instruction pre-execution enhanced by value prediction

Bibliographic Details
Main Authors:	Tanaka, Yusuke, Ando, Hideki
Language:	en
Published:	IEEE 2009
Online Access:	http://hdl.handle.net/2237/13892 http://dx.doi.org/10.1109/ICCD.2009.5413149

Similar Items

Register File Size Reduction through Instruction Pre-Execution Incorporating Value Prediction
by: ANDO, Hideki, et al.
Published: (2010)

Energy-Efficient Pre-Execution Techniques in Two-Step Physical Register Deallocation
by: ANDO, Hideki, et al.
Published: (2009)

Simultaneous Power Management for Instruction Cache and Register File
by: Kuo-Feng Hsu, et al.
Published: (2007)

Optimizing Instruction Scheduling and Register Allocation for Register-File-Connected Clustered VLIW Architectures
by: Haijing Tang, et al.
Published: (2013-01-01)

The optimal size of register file in the superscalar processor design
by: LIN,QING-DE, et al.
Published: (1991)

Saving Register-File Leakage Power by Monitoring Instruction Sequence in ROB
by: Hsin-Dar Chen, et al.
Published: (2006)

An Embedded Digital Signal Processor Design with Hierarchical Register File & Packed Instructions
by: Chen-Chia Lee, et al.
Published: (2004)

Exploitation of instruction-level parallelism for superscalar processors by the conjugate register file scheme
by: Zhang, Meng Zhou, et al.
Published: (1995)

Exploiting Register-usage for Register-file Energy Reduction
by: Chien-Chen Chen, et al.
Published: (2005)

Reducing the Delay for Decoding Instructions by Predicting Their Source Register Operands
by: Sanghyun Park, et al.
Published: (2020-05-01)

Power Aware Register Assignment for Low Power Register-File
by: Bo-Syun Wang, et al.
Published: (2007)

Register allocation issues on highly distributed register file architectures
by: Lu, Chia-Han, et al.
Published: (2014)

Power-aware Register Renaming for Multi-banked Register Files
by: Chang-Yi Lee, et al.
Published: (2007)

Power-Aware Register Assignment for Multi-Banked Register Files
by: Shu-Yi Hsu, et al.
Published: (2006)

An improved method for register file verification
by: Quan, Tong
Published: (2010)

CMOS multiport register files design
by: ZHUANG, YING-LANG, et al.
Published: (1992)

Energy-efficient register file design
by: Tseng, Jessica Hui-Chun, 1977-
Published: (2013)

Enhanced Copy Propagations for Embedded VLIW DSP Processors with Irregular Register Files
by: Sheng-Yuan Chen, et al.
Published: (2006)

Power-Saving Register Allocation Scheme For Hierarchical Register Files On GPU
by: Hsieh, Ping-Hsun, et al.
Published: (2014)

Software register synchronization for super-scalar processors with partitioned register files
by: Maskit, Daniel
Published: (1997)

Communication Synthesis on Distributed Register-File Microarchitecture
by: Lin, Yen-Ting, et al.
Published: (2009)

Scalable Register File Architecture for CGRA Accelerators
Published: (2016)

A Register Allocation Algorithm for Shared and Clustered Hybrid Register Files Organization
by: Jer-Yu Hsu, et al.
Published: (2006)

Compiler and Architecture Support for Affine Register File on GPU
by: Kan, Li Chen, et al.
Published: (2016)

Effective Exploitation of a Large Data Register File

Fully Distributed Register Files for Heterogeneous Clustered Microarchitectures
by: Bunchua, Santithorn
Published: (2005)

Low Power Timing Sharing Multithreaded Register File
by: U-Chan Kuo, et al.
Published: (2008)

The Support of SIMD Optimization for Distributed Register File Architectures
by: 關啓邦
Published: (2013)

Code Generation for Register File with New-Old Banks
by: Chia-Hung Chou, et al.
Published: (2012)

High speed CMOS multiport register files design
by: JIAN, CHENG-XING, et al.
Published: (1993)

A 90nm Sub-threshold Register File
by: Yen-Hsiang Yu, et al.
Published: (2009)

Very large register file for BLAS-3 operations.
Published: (1995)

Detection of Spyware by Mining Executable Files
by: Haider, Syed Imran, et al.
Published: (2009)

Reducing Size and Complexity of the Security-Critical Code Base of File Systems
by: Weinhold, Carsten
Published: (2014)

Multiple window register file for multiple tasks in RISC/B
by: HUANG, YI, et al.
Published: (1987)

A clustered VLIW architecture based on queue register files
by: Fernandes, Marcio Merino
Published: (1998)

Switching Between Two Register File Architectures On ARM Processor
by: Pin-Han Hsieh, et al.
Published: (2013)

Register Files for Embedded Low-Power Applications Including Microprocessors
Published: (2014)

Identification of executable files on the basis of statistical criteria
by: Irina E. Krivtsova, et al.
Published: (2017-04-01)

Effect of pre-flaring and file size on the accuracy of two electronic apex locators
by: Manoel Brito-Júnior, et al.
Published: (2012-10-01)