Designing multimedia extensions for configurable processors
The purpose of this thesis is to explore the design of a multimedia extension Instruction Set Architecture (ISA) for a reconfigurable processor. An Extendable Multimedia Module (EM3) was designed as an optional module for X32V. X32V is a prototype configurable processor simulator developed at Oregon...
Main Author: | Zier, David A. |
---|---|
Other Authors: | Lee, Ben |
Language: | en_US |
Published: |
2012
|
Subjects: | |
Online Access: | http://hdl.handle.net/1957/31096 |
Similar Items
-
The architecture of VIS multimedia extension
by: Kwon, Young-Kyong
Published: (2012) -
Network processor design: benchmarks and architectural alternatives
by: Lee, Byeong Kil
Published: (2008) -
Designing a reconfigurable embedded processor
by: Matson, John Mark
Published: (2012) -
Model-based processor synthesis
by: Jung, Yong-Kyu
Published: (2007) -
Architectural trade-offs in the design of a multiple instruction issue processor
by: Trainis, Simon Andrew
Published: (1994)