Design of a CMOS RF front end receiver in 0.18μm technology

Design of a CMOS RF front end receiver in 0.18μm technology

Bibliographic Details
Main Author: Sastry, Vishwas Kudur
Language:English
Published: Wright State University / OhioLINK 2008
Subjects:
Communication
Electrical Engineering
CMOS
RF Receiver
LNA
MIxer
VCO
Front End
Low IF Receiver
Online Access:http://rave.ohiolink.edu/etdc/view?acc_num=wright1220469397
id ndltd-OhioLink-oai-etd.ohiolink.edu-wright1220469397
record_format oai_dc
spelling ndltd-OhioLink-oai-etd.ohiolink.edu-wright12204693972021-08-03T06:16:58Z Design of a CMOS RF front end receiver in 0.18μm technology Sastry, Vishwas Kudur Communication Electrical Engineering CMOS RF Receiver LNA MIxer VCO Front End Low IF Receiver An RF front end receiver system refers to the analog down conversion stages of the wireless communication system. The Digital base-band signals cannot be transmitted directly through wireless channels due to the properties of electromagnetic waves. The baseband signals need to be converted to analog through a digital-to-analog converter (DAC), up converted to higher frequency using an up conversion mixer and then transmitted through the channel. The received signals are down converted to base band frequency and then converted to digital again using the analog to digital converter (ADC). The processes which the analog signal undergoes at the RF front end include amplification, mixing and filtering.The RF Front End receiver developed in this thesis makes use of a differential low noise amplifier (LNA) with center frequency at 1.75GHz.The incoming RF signal undergoes amplification by the LNA and is down converted by a Gilbert double balanced mixer to a first Intermediate frequency (IF) of 250 MHz A second Gilbert Double Balanced Mixer down converts to a low second IF of 50 MHz The local oscillator signal for the mixer is generated using a voltage controlled ring oscillator (VCO).The entire front end of the receiver was created in Cadence virtuoso schematic editor using CMOS 0.18μm technology. The total power consumed by the RF Front End Receiver is 113.36 mW. 2008-09-09 English text Wright State University / OhioLINK http://rave.ohiolink.edu/etdc/view?acc_num=wright1220469397 http://rave.ohiolink.edu/etdc/view?acc_num=wright1220469397 unrestricted This thesis or dissertation is protected by copyright: all rights reserved. It may not be copied or redistributed beyond the terms of applicable copyright laws.
collection NDLTD
language English
sources NDLTD
topic Communication
Electrical Engineering
CMOS
RF Receiver
LNA
MIxer
VCO
Front End
Low IF Receiver
spellingShingle Communication
Electrical Engineering
CMOS
RF Receiver
LNA
MIxer
VCO
Front End
Low IF Receiver
Sastry, Vishwas Kudur
Design of a CMOS RF front end receiver in 0.18μm technology
author Sastry, Vishwas Kudur
author_facet Sastry, Vishwas Kudur
author_sort Sastry, Vishwas Kudur
title Design of a CMOS RF front end receiver in 0.18μm technology
title_short Design of a CMOS RF front end receiver in 0.18μm technology
title_full Design of a CMOS RF front end receiver in 0.18μm technology
title_fullStr Design of a CMOS RF front end receiver in 0.18μm technology
title_full_unstemmed Design of a CMOS RF front end receiver in 0.18μm technology
title_sort design of a cmos rf front end receiver in 0.18μm technology
publisher Wright State University / OhioLINK
publishDate 2008
url http://rave.ohiolink.edu/etdc/view?acc_num=wright1220469397
work_keys_str_mv AT sastryvishwaskudur designofacmosrffrontendreceiverin018mmtechnology
_version_ 1719433975314776064

Similar Items