Microarchitecture and FPGA Implementation of the Multi-level Computing Architecture
We design the microarchitecture of the Multi-Level Computing Architecture (MLCA), focusing on its Control Processor (CP). The design of the microarchitecture of the CP faces us with both opportunities and challenges that stem from the coarse granularity of the tasks and the large number of inputs an...
Main Author: | |
---|---|
Other Authors: | |
Format: | Others |
Language: | en_ca |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/1807/11134 |
id |
ndltd-TORONTO-oai-tspace.library.utoronto.ca-1807-11134 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TORONTO-oai-tspace.library.utoronto.ca-1807-111342013-11-01T04:11:24ZMicroarchitecture and FPGA Implementation of the Multi-level Computing ArchitectureCapalija, DavorComputer architectureFPGA applicationsMicroarchitectureParallelismEmbedded systemsMulti-core systems0984We design the microarchitecture of the Multi-Level Computing Architecture (MLCA), focusing on its Control Processor (CP). The design of the microarchitecture of the CP faces us with both opportunities and challenges that stem from the coarse granularity of the tasks and the large number of inputs and outputs for each task instruction. Thus, we explore changes to standard superscalar microarchitectural techniques. We design the entire CP microarchitecture and implement it on an FPGA using SystemVerilog. We synthesize and evaluate the MLCA system based on a 4-processor shared-memory multiprocessor. The performance of realistic applications shows scalable speedups that are comparable to that of simulation. We believe that our implementation achieves low complexity in terms of FPGA resource usage and operating frequency. In addition, we argue that our design methodology allows the scalability of the CP as the entire system grows.Abdelrahman, Tarek S.2008-062008-07-30T19:13:46ZNO_RESTRICTION2008-07-30T19:13:46Z2008-07-30T19:13:46ZThesis1141144 bytesapplication/pdfhttp://hdl.handle.net/1807/11134en_ca |
collection |
NDLTD |
language |
en_ca |
format |
Others
|
sources |
NDLTD |
topic |
Computer architecture FPGA applications Microarchitecture Parallelism Embedded systems Multi-core systems 0984 |
spellingShingle |
Computer architecture FPGA applications Microarchitecture Parallelism Embedded systems Multi-core systems 0984 Capalija, Davor Microarchitecture and FPGA Implementation of the Multi-level Computing Architecture |
description |
We design the microarchitecture of the Multi-Level Computing Architecture (MLCA),
focusing on its Control Processor (CP). The design of the microarchitecture of the CP
faces us with both opportunities and challenges that stem from the coarse granularity of
the tasks and the large number of inputs and outputs for each task instruction. Thus,
we explore changes to standard superscalar microarchitectural techniques. We design
the entire CP microarchitecture and implement it on an FPGA using SystemVerilog.
We synthesize and evaluate the MLCA system based on a 4-processor shared-memory
multiprocessor. The performance of realistic applications shows scalable speedups that
are comparable to that of simulation. We believe that our implementation achieves low
complexity in terms of FPGA resource usage and operating frequency. In addition, we
argue that our design methodology allows the scalability of the CP as the entire system
grows. |
author2 |
Abdelrahman, Tarek S. |
author_facet |
Abdelrahman, Tarek S. Capalija, Davor |
author |
Capalija, Davor |
author_sort |
Capalija, Davor |
title |
Microarchitecture and FPGA Implementation of the Multi-level Computing Architecture |
title_short |
Microarchitecture and FPGA Implementation of the Multi-level Computing Architecture |
title_full |
Microarchitecture and FPGA Implementation of the Multi-level Computing Architecture |
title_fullStr |
Microarchitecture and FPGA Implementation of the Multi-level Computing Architecture |
title_full_unstemmed |
Microarchitecture and FPGA Implementation of the Multi-level Computing Architecture |
title_sort |
microarchitecture and fpga implementation of the multi-level computing architecture |
publishDate |
2008 |
url |
http://hdl.handle.net/1807/11134 |
work_keys_str_mv |
AT capalijadavor microarchitectureandfpgaimplementationofthemultilevelcomputingarchitecture |
_version_ |
1716611894361456640 |