On fault tolerant cellular array multipliers

On fault tolerant cellular array multipliers

碩士 === 國立清華大學 === 電機工程研究所 === 75 ===

Bibliographic Details
Main Author:	邱建元
Other Authors:	LIN, MIN-XIONG
Format:	Others
Language:	zh-TW
Published:	1992
Online Access:	http://ndltd.ncl.edu.tw/handle/80935441377709462647

Similar Items

Design and Analysis Fault-tolerance DCVS Multipliers
by: Chen, Ju Hung, et al.
Published: (1994)

Fault tolerant arrays
by: LaForge, Laurence E. (Laurence Edward)
Published: (1991)

Array Processors for Kalman Filter and its Fault-Tolerance
by: Jiann-Cherng Lee, et al.
Published: (1994)

Fault-Tolerant Gaussian Normal Basis Multiplier over GF(2m)
by: Tai-Pao Chuang, et al.
Published: (2010)

Fault Tolerant Design for Large Scale Matrix Multiplier Based on Reconfigurable Architecture
by: Bo-Yu Jan, et al.
Published: (2011)

Approximate Array Multipliers
by: Padmanabhan Balasubramanian, et al.
Published: (2021-03-01)

Massive Sensor Array Fault Tolerance: Tolerance Mechanism and Fault Injection for Validation
by: Dugan Um
Published: (2010-01-01)

The cellular modelling of fault-tolerant multicomputers
by: Morgan, G.
Published: (1987)

On-line Detection of Faults in Multipliers
by: Shin-Hung Wu, et al.
Published: (2010)

Testable and fault-tolerant VLSI array systems
by: 呂學坤
Published: (1995)

Distributed reconfiguration and fault diagnosis in cellular processing arrays
by: Lawson, Shannon Edward
Published: (2014)

Research on Fault Tolerance Enhancement of Array Erasure Codes
by: Tang Dan, et al.
Published: (2017-01-01)

Towards Fault-Tolerance Intuitively in the Disk Array Systems
by: Chih-Shing Tau, et al.
Published: (2006)

Analysis of Booth’s Multiplier Algorithm vs Array Multiplier Algorithm and their FPGA Implementation
by: Gunturu, Anantha Sri Purnima
Published: (2019)

Implementation of High-Performance Brick Cell Array of Array Multiplier
by: Lun-Chang Hsu, et al.
Published: (2019)

Algorithmic Noise-Tolerance Multiplier Design via Redundant Fixed-Width Multiplier
by: Feng Yu Liao, et al.
Published: (2010)

The testing of iterative logic array and matrix multiplier
by: CHEN, CUN-MU, et al.
Published: (1988)

Concurrent Error Detection Techniques for Array Multipliers
by: Jen-Chiun Guan, et al.
Published: (2011)

The analysis and comparison of the left to right array multipliers
by: Chao-Min Li, et al.
Published: (2006)

Fault-tolerant active phased array antenna with neural network
by: Kondratieva Svetlana, et al.
Published: (2019-01-01)

Fault-tolerance approaches for 3-data flow systolic arrays
by: Boulos, Tarek Rizkallah
Published: (1991)

Multilevel Gain Cell Arrays for Fault-Tolerant VLSI Systems
by: Khalid, Muhammad Umer
Published: (2011)

Bio-inspired prokaryotic array for fault-tolerant electronic systems
by: Samie, Mohammad
Published: (2012)

A fault tolerance scheme for large integrated processor arrays
by: Trotter, John A.
Published: (1990)

Fault-tolerance of field-programmable gate arrays subjected to radiation
by: Brown, Simon James
Published: (2010)

FAULT-TOLERANT DISTRIBUTED CHANNEL ALLOCATION ALGORITHMS FOR CELLULAR NETWORKS
by: Yang, Jianchang
Published: (2006)

Thermal effect and fault tolerance in quantum dot cellular automata
by: Hendrichsen, Melissa K.
Published: (2011)

Fault Tolerant SOAP
by: Chien-Cheng Lin., et al.
Published: (2003)

Asynchronous Array Multiplier with Leading-Zero-Bits Detection
by: Chen Chin-Yung, et al.
Published: (2004)

Fault tolerant control of homopolar magnetic bearings and circular sensor arrays
by: Li, Ming-Hsiu
Published: (2006)

Performance analysis and design of area efficient fault-tolerant systolic arrays
by: Esonu, Michael O
Published: (1991)

Interconnect yield analysis and fault tolerance for field programmable gate arrays
by: Campregher, Nicola
Published: (2007)

Fully connected transputer arrays for fault-tolerant real-time control
by: Kalaydjiyski, Ludmil Borissov
Published: (1991)

A novel self-routing reconfigurable and fault-tolerant cell array
by: She, Xiaoxuan
Published: (2007)

Design-for-Testability and Fault-Tolerant Techniques for Motion Estimation Computing Arrays
by: Mao-Yang Dong, et al.
Published: (2007)

Construction schemes of the optimal fault-tolerant networks for rings and linear arrays
by: Xiao-Shen Zhu, et al.
Published: (2002)

Low-overhead fault-tolerant logic for field-programmable gate arrays
by: Davis, James
Published: (2015)

An algorithm for growing interconnection paths in a fault tolerant multiprocessor array
by: Zaidi, Syed Ahmad Abbas
Published: (2017)

Cellular Automata Based Binary Arithmetic Implemented Within A Fault Tolerant Cellular Architecture
by: Weston, James
Published: (2008)

Early Output Quasi-Delay-Insensitive Array Multipliers
by: Padmanabhan Balasubramanian, et al.
Published: (2019-04-01)