VLSI architectures of Viterbi transformation decoder
碩士 === 國立成功大學 === 電機工程研究所 === 76 ===
Main Authors: | WU, GIAN-SHUN, 吳乾舜 |
---|---|
Other Authors: | WANG, JUN-FA |
Format: | Others |
Language: | zh-TW |
Published: |
1988
|
Online Access: | http://ndltd.ncl.edu.tw/handle/98786316173702024769 |
Similar Items
-
VLSI architectures of pipelined viterbi decoder
by: LI, WEN-DA, et al.
Published: (1989) -
The study of VLSI architecture design for viterbi decoder
by: Li, Wen Da, et al.
Published: (1995) -
The VLSI Architecture of The SMU in Strongly Connected Viterbi Decoder
by: Huang, Li-Da, et al.
Published: (1994) -
VLSI Design of a Viterbi Decoder for OFDM
by: Ren-Ho Chen, et al.
Published: (2005) -
An Area-Efficient Pipelined VLSI Implementation of Viterbi Decoders
by: Chen, Charng An, et al.
Published: (1994)