Logic minimization for testable PLA
碩士 === 國立交通大學 === 電子研究所 === 77 ===
Main Authors: | HUANG, GUO-HAO, 黃國豪 |
---|---|
Other Authors: | SHEN, WEN-REN |
Format: | Others |
Language: | zh-TW |
Published: |
1989
|
Online Access: | http://ndltd.ncl.edu.tw/handle/55112181063166824275 |
Similar Items
-
Pseudoexhaustive testable PLA design with low overhead
by: ZHENG,YUN-ZHONG, et al.
Published: (1990) -
Combining logic minimization and PLA folding
by: XIE, HAN-GING, et al.
Published: (1989) -
FAMI:fast logic minimization algorithm and PLA generator
by: MA, NAI-XIAO, et al.
Published: (1987) -
Scan path design of PLA to improve its testability in VLSI realization
by: Chiang, Kang-Chung
Published: (1986) -
Design-for-testability and folding of programmable logic arrays
by: 魏凱城
Published: (1996)