A new method of test vector generation for VLSI
碩士 === 國立清華大學 === 資訊科學研究所 === 77 ===
Main Authors: | CHEN, XIAN-DE, 陳賢德 |
---|---|
Other Authors: | WANG, JIA-XIANG |
Format: | Others |
Language: | zh-TW |
Published: |
1989
|
Online Access: | http://ndltd.ncl.edu.tw/handle/07199170602356380923 |
Similar Items
-
VLSI Testing Technique
by: Stanley Chen, et al.
Published: (2006) -
Functional fault modeling and test vector development for VLSI systems
by: Gupta, Anil K.
Published: (2019) -
NEW VLSI ARCHITECTURES FOR FULL-SEARCH BASED MOTION ESTIMATION AND VECTOR QUANTIZATION
by: Chen, Ker Min, et al.
Published: (1995) -
INTELLIGENCE DRIVEN TEST SEQUENCE GENERATOR FOR VLSI (VECTOR, AUTOMATIC TESTING, SCAN DESIGN, FAULT SIMULATION, HEURISTIC SEARCH).
by: MOHSSENIBEHBAHANI, ALAA.
Published: (1984) -
Development and VLSI implementation of a new neural net generation method
by: Bittner, Ray Albert
Published: (2014)