A hardware design of variable-rate punctured convolutional decoders

A hardware design of variable-rate punctured convolutional decoders

碩士 === 國立交通大學 === 電子研究所 === 78 ===

Bibliographic Details
Main Authors:	LI,HONG-SHENG, 林鴻昇
Other Authors:	WEI,ZHE-HE
Format:	Others
Language:	zh-TW
Published:	1991
Online Access:	http://ndltd.ncl.edu.tw/handle/96424371221160640038

Similar Items

A Viterbi Decoder IP Builder for Punctured Convolutional Code
by: Geng-Huan Lin, et al.
Published: (2003)

DSP Implementation of the Decoder for the Hybrid Punctured and Path-Pruned Convolutional Codes
by: Chun-ching Huang, et al.
Published: (2003)

An investigation into hardware architectures of reconfigurable convolutional decoders
by: Zhu, Yiqun
Published: (2003)

Rate-Compatible Punctured Convolutional Codes Based on Hybrid Puncturing Techniques
by: Tsai,Wei-Ting, et al.
Published: (2009)

Rate-Compatible Punctured Convolutional Coded Spatial Modulation
by: Bo-Hong Chen, et al.
Published: (2012)

Application of Rate-Compatible Punctured Convolutional Codes over OFDM Systems
by: Zhong-Qing Lin, et al.
Published: (2004)

Hardware Description Language Design Exploration by Convolutional Neural Network
by: Yi-Hong Lu, et al.
Published: (2017)

Algorithms and VLSI Designs of Area-Efficient Reconfigurable Convolutional Turbo Decoder
by: Cheng-Hung Lin, et al.
Published: (2009)

The research and hardware design of Turbo decoder
by: Chiu-Yuan Chen, et al.
Published: (2005)

Hardware Design for JPEG Image Decoder
by: Jiun-HauJang, et al.
Published: (2013)

Research on Block-Based Blind Identification of High-rate Punctured Convolutional Codes
by: Yan Hua, et al.
Published: (2018-01-01)

A Hardware/Software Exploration of LDPC Decoder Design
by: Yi-der Lin, et al.
Published: (2006)

Multilevel Concatenated Punctured Convolutional Codes
by: Chi-Chin Su, et al.
Published: (2009)

Hardware Accelerator Design for Convolutional Neural Networks
by: Chieh-ShengCheng, et al.
Published: (2019)

Pruned and punctured convolutional codes for unequal error protection
by: 林怡馨
Published: (2002)

Puncture Patterns Flexibility Enhancement for Rate-Compatible Polar Codes using Hybrid Decoding
by: Guan Chun Liao, et al.
Published: (2018)

The Application of Rate Compatible Punctured Convolutional Codes in Wireless Mobile Videophone Systems
by: Wu mei-ying, et al.
Published: (1998)

Hardware Design of Channel Decoder for DVB-T Systems
by: Shang-Han You, et al.
Published: (2008)

Joint source-channel decoding for convolutionally encoded variable length codes
by: Lin, Zhi-Xian, et al.
Published: (2012)

Design and Implementation of Viterbi Decoder for Multi-Rate Convolutional Code in DVB-T System
by: Chia-hung Kuo, et al.
Published: (2010)

On the Design of Punctured Low Density Parity Check Codes for Variable Rate Systems
by: Marco Baldi, et al.
Published: (2005-12-01)

Adaptive rate convolutional coding using the viterbi decoder
by: Harvey, Bruce A.
Published: (2007)

Some Extended Results on the Design of Punctured Serially Concatenated Convolutional Codes
by: Massimiliano Laddomada, et al.
Published: (2006-09-01)

An efficient algorithm for the reconstruction of punctured convolutional codes
by: Habong Chung, et al.
Published: (2017-05-01)

A hardware spinal decoder
by: Iannucci, Peter A., et al.
Published: (2014)

Data and Hardware Efficient Design for Convolutional Neural Network
by: Lin, Yue-Jin, et al.
Published: (2016)

An Improved Decoding Algorithm of Punctured Low Density Parity Check Codes
by: Li, Wei-Cheng, et al.
Published: (2017)

Design of the Viterbi Decoder for Convolutional Code Application
by: Liu,Hung-Chih, et al.
Published: (2015)

A Fast Method for Blind Identification of Punctured Convolutional Codes
by: S. N. Han, et al.
Published: (2018-06-01)

Decoding P300 Variability Using Convolutional Neural Networks
by: Amelia J. Solon, et al.
Published: (2019-06-01)

Hardware Architecture Design of Adaptive Equalizer and TCM Decoder
by: 李佳勳
Published: (2004)

Design and hardware implementation of decoder architectures for polar codes
by: Raymond, Alexandre
Published: (2014)

Decoder Hardware Architecture for HEVC
by: Tikekar, Mehul, et al.
Published: (2015)

VLSI Design and Implementation of Convolutional/Turbo Decoder for Iterative Detection and Decoding Receivers
by: Ching-Wen Hsieh, et al.
Published: (2018)

Low Block Error Rate Decoding Algorithms for Tail-biting Convolutional Codes
by: Chia-Yung Lin, et al.
Published: (2006)

On Rate-Compatible Punctured Turbo Codes Design
by: Montorsi Guido, et al.
Published: (2005-01-01)

Maximum-Likelyhood Soft-Decision Sequential Decoding Algorithm for Convolutional Codes
by: Hong-Bin Wu, et al.

Generalized Punctured Convolutional Codes with Unequal Error Protection
by: Marcelo Eduardo Pellenz, et al.
Published: (2009-01-01)

An Investigation and Hardware Architectural Implementation of Turbo Decoder
by: CHANG HUI LIN, et al.
Published: (2002)

IC Architecture Designs for Suboptimum Decoders of Convolutional Codes
by: Chan, Ming-Hwa, et al.
Published: (1997)

Cannot write session to /tmp/vufind_sessions/sess_s5josqiumll4cjml24p4qjorgl