Neural networks design for signed-digit arithmetic computations
碩士 === 大同工學院 === 電機工程研究所 === 78 ===
Main Authors: | HUANG,SONG-LING, 黃松齡 |
---|---|
Other Authors: | WANG,SHUN-XIANG |
Format: | Others |
Language: | zh-TW |
Published: |
1990
|
Online Access: | http://ndltd.ncl.edu.tw/handle/51279594966428211394 |
Similar Items
-
Design of a Fast Signed-digit Divider for Floating-Point Arithmetic
by: Yung-Ling Chen, et al.
Published: (2001) -
The study of fast exponentiation based on addition sequence and signed digit arithmetic
by: YAN,SONG-MING, et al.
Published: (1991) -
Design of Arithmetic Units for Deep Neural Network Accelerators
by: Yu-Zhang Chen, et al.
Published: (2018) -
Design of a Fast Signed-Digit Multiplier/Divider Fused Unit for Floating-Point Arithmetic
by: Hsin-Lin Yen, et al.
Published: (2002) -
Design and Implementation of Block Puzzle Digital Game for Arithmetic Practice
by: Hsien-Ming Huang, et al.