A study on scheduling techniques and register allocation techniques for superscalar compiler design
碩士 === 國立交通大學 === 資訊及電子工程研究所 === 80 ===
Main Authors: | WANG, YAO-DE, 王耀德 |
---|---|
Other Authors: | CHEN, ZHENG |
Format: | Others |
Language: | zh-TW |
Published: |
1992
|
Online Access: | http://ndltd.ncl.edu.tw/handle/92528240711992005336 |
Similar Items
-
Register allocation and instruction scheduling integrated optimization for superscalar processors
by: Su, Gong Li, et al.
Published: (1994) -
A Study on Thread Parallelization Techniques for Superscalar- based Multiprocessor Compiler Design
by: Chien-Lu Fang, et al.
Published: (1993) -
The optimal size of register file in the superscalar processor design
by: LIN,QING-DE, et al.
Published: (1991) -
A study on software pipelining for superscalar compiler design
by: LIU, MEI-JUN, et al.
Published: (1992) -
A Study on Software Pipelining with Multi-Path for Superscalar Compiler Design
by: Hung-Yao Chen, et al.
Published: (1994)