Fault-tolerant design in FFT architecture
博士 === 國立臺灣大學 === 電機工程研究所 === 80 ===
Main Authors: | CHEN, ZHAO-HE, 陳昭和 |
---|---|
Other Authors: | CHEN, NIANG-QI |
Format: | Others |
Language: | zh-TW |
Published: |
1992
|
Online Access: | http://ndltd.ncl.edu.tw/handle/10805607955166278890 |
Similar Items
-
A Study on FFT Architecture Design
by: Chien-Ming Chen, et al.
Published: (2004) -
Dynamic partial reconfiguration scheme for fault-tolerant FFT processor based on FPGA
by: Xin Wei, et al.
Published: (2019-10-01) -
Study on Short-Length FFT Design for Recursive Long-Length FFT Architecture
by: Chih-Wei Wu, et al.
Published: (2006) -
FPGA-based fault injection design for 16K-point FFT processor
by: Chuang-An Mao, et al.
Published: (2019-10-01) -
DESIGN OF FFT ARCHITECTURE USING KOGGE STONE ADDER
by: Rambabu Nusullapalli, et al.
Published: (2018-12-01)