Instruction Scheduling in Superscalar Machines
碩士 === 元智大學 === 實業計劃研究所工學組 === 81 === RISC的機器已被廣泛的使用後,若要使RISC的機器能夠更快速的處理指令 ,實在有賴於一個良好的編譯器來產生高效率的機器碼。而對於新一代的 RISC電腦—超純量系統(Superscalar machines)而言, 編譯器的設計更 為重要。 在近幾年的研究報告中顯示, 在一個基本區塊 ( basic block ) 中的指令階段的平行度 ( instruction...
Main Authors: | Wuu-Jang Yang, 楊武璋 |
---|---|
Other Authors: | Chin-Feng Fan |
Format: | Others |
Language: | zh-TW |
Online Access: | http://ndltd.ncl.edu.tw/handle/91287862009163656151 |
Similar Items
-
A study of superscalar instruction scheduling problem
by: 周宏智
Published: (1992) -
Register allocation and instruction scheduling integrated optimization for superscalar processors
by: Su, Gong Li, et al.
Published: (1994) -
Dynamic instruction scheduling and data forwarding in asynchronous superscalar processors
by: Mullins, Robert D.
Published: (2001) -
Instruction fetcher design for an X86 superscalar processor
by: Yang, Jieh-Nan, et al.
Published: (1997) -
Exploiting instruction-level parallelism in superscalar architecture
by: Collins, Roger
Published: (1995)