On the High-level Synthesis of Data Path
博士 === 國立成功大學 === 電機工程研究所 === 82 === In this dissertation, we discuss the problems and a system for high-level pipelined data path synthesis. The main tasks for high-level synthesis are scheduling and allocation. Given a data flow graph, a scheduling pr...
Main Authors: | Yuan-Long Jeang, 蔣元隆 |
---|---|
Other Authors: | Jhing-Fa Wang, Jau-Yien Lee |
Format: | Others |
Language: | en_US |
Published: |
1993
|
Online Access: | http://ndltd.ncl.edu.tw/handle/61072319802618333106 |
Similar Items
-
High-level synthesis for easily testable data paths
by: Liao, Wen Bin, et al.
Published: (1994) -
Automatic data path allocation in high level synthesis
by: CAI,FU-XING, et al.
Published: (1991) -
Connectivity binding problem of high-level data path synthesis
by: WU,YING-LI, et al.
Published: (1991) -
High-Level Synthesis and Implementation of Built-In Self-Testable Data Path Intensive Circuit
by: Kim, Han Bin
Published: (2014) -
Automatic synthesis of data path
by: CHEN, GIU-TAN, et al.
Published: (1987)