Torus with Slotted Rings Architecture for a Cache-Coherent Multiprocessor
碩士 === 國立交通大學 === 資訊科學學系 === 82 === The slotted rings, a point-to-point unidirectional connection for multiprocessor system, is a promising interconnection technology because it resolves most of the problems associated with the bu...
Main Authors: | Wen-Chuan Chao, 趙文泉 |
---|---|
Other Authors: | Jen-Hui Chuang |
Format: | Others |
Language: | en_US |
Published: |
1994
|
Online Access: | http://ndltd.ncl.edu.tw/handle/72154844691883905327 |
Similar Items
-
Verifying Cache Coherency Protocol in a Multiprocessor System
by: Liou, Ming-Feng, et al.
Published: (1993) -
A Simulation Study of Cache Coherent Clustered Multiprocessors
by: Kelvin Lin, et al.
Published: (1995) -
A new cache coherence scheme in multiprocessor systems
by: FAN,XIU-WEI, et al.
Published: (1991) -
Cache Coherency for Symmetric Multiprocessor Systems on Programmable Chips
by: Hung, Austin
Published: (2006) -
Cache Coherency for Symmetric Multiprocessor Systems on Programmable Chips
by: Hung, Austin
Published: (2006)