The Chip Design of a Parallel Self-Adaptive Fuzzy Inference Engine
碩士 === 國立成功大學 === 電機工程研究所 === 83 === During the past several years, some researches about fuzzy systems have been done, and the hardware implementation of fuzzy inference engine is also developing splendidly. However, to design a self-adaptive fuzzy infer...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
1995
|
Online Access: | http://ndltd.ncl.edu.tw/handle/21648053501686332176 |
id |
ndltd-TW-083NCKU0442003 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-083NCKU04420032015-10-13T12:53:36Z http://ndltd.ncl.edu.tw/handle/21648053501686332176 The Chip Design of a Parallel Self-Adaptive Fuzzy Inference Engine 具自我調適能力的平行模糊推論引擎之晶片設計 Sheng Fu Yang 楊勝富 碩士 國立成功大學 電機工程研究所 83 During the past several years, some researches about fuzzy systems have been done, and the hardware implementation of fuzzy inference engine is also developing splendidly. However, to design a self-adaptive fuzzy inference engine chip to execute the task intelligently and efficiently is still to be explored. In this thesis, we present the design and implementation of hardware in the style of 3-stage pipeline and parallel with a tunable knowledge base. Up to 35 rules are inferred in parallel in a time. The memory size is only 62 bytes since a memory-efficient and adjustable rule format as well as rule-generating circuits are introduced. Based on these and a rule weight tuner, our chip posseses the ability of narrowing, widening, moving, amplifying the membership functions and therefore makes the inference process able to be adaptive to the gradual changes of the environment in which it is situated. This chip adopts the Cell-based metholodgy using CCL standard-cell library provided by CIC. The gate counts of this about 36000, and the chip size is 6477.9um*6348.4um. It can yield an inference rate of 467k inferences/sec operating at a clock of 30 MHz. Jer Min Jou 周哲民 1995 學位論文 ; thesis 70 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立成功大學 === 電機工程研究所 === 83 === During the past several years, some researches about fuzzy
systems have been done, and the hardware implementation of
fuzzy inference engine is also developing splendidly. However,
to design a self-adaptive fuzzy inference engine chip to
execute the task intelligently and efficiently is still to be
explored. In this thesis, we present the design and
implementation of hardware in the style of 3-stage pipeline and
parallel with a tunable knowledge base. Up to 35 rules are
inferred in parallel in a time. The memory size is only 62
bytes since a memory-efficient and adjustable rule format as
well as rule-generating circuits are introduced. Based on these
and a rule weight tuner, our chip posseses the ability of
narrowing, widening, moving, amplifying the membership
functions and therefore makes the inference process able to be
adaptive to the gradual changes of the environment in which it
is situated. This chip adopts the Cell-based metholodgy using
CCL standard-cell library provided by CIC. The gate counts of
this about 36000, and the chip size is 6477.9um*6348.4um. It
can yield an inference rate of 467k inferences/sec operating at
a clock of 30 MHz.
|
author2 |
Jer Min Jou |
author_facet |
Jer Min Jou Sheng Fu Yang 楊勝富 |
author |
Sheng Fu Yang 楊勝富 |
spellingShingle |
Sheng Fu Yang 楊勝富 The Chip Design of a Parallel Self-Adaptive Fuzzy Inference Engine |
author_sort |
Sheng Fu Yang |
title |
The Chip Design of a Parallel Self-Adaptive Fuzzy Inference Engine |
title_short |
The Chip Design of a Parallel Self-Adaptive Fuzzy Inference Engine |
title_full |
The Chip Design of a Parallel Self-Adaptive Fuzzy Inference Engine |
title_fullStr |
The Chip Design of a Parallel Self-Adaptive Fuzzy Inference Engine |
title_full_unstemmed |
The Chip Design of a Parallel Self-Adaptive Fuzzy Inference Engine |
title_sort |
chip design of a parallel self-adaptive fuzzy inference engine |
publishDate |
1995 |
url |
http://ndltd.ncl.edu.tw/handle/21648053501686332176 |
work_keys_str_mv |
AT shengfuyang thechipdesignofaparallelselfadaptivefuzzyinferenceengine AT yángshèngfù thechipdesignofaparallelselfadaptivefuzzyinferenceengine AT shengfuyang jùzìwǒdiàoshìnénglìdepíngxíngmóhútuīlùnyǐnqíngzhījīngpiànshèjì AT yángshèngfù jùzìwǒdiàoshìnénglìdepíngxíngmóhútuīlùnyǐnqíngzhījīngpiànshèjì AT shengfuyang chipdesignofaparallelselfadaptivefuzzyinferenceengine AT yángshèngfù chipdesignofaparallelselfadaptivefuzzyinferenceengine |
_version_ |
1716868315555561472 |