A VLSI Design of Viterbi Decoder for IS-54 Standard
碩士 === 國立交通大學 === 電子研究所 === 83 === The market for cellular radio telephony is expected to increase dramatically during the 2000's. Service may be needed for 50% of the population. This is beyond what can be achieved with the...
Main Authors: | Wien-Hsiuh Hwang, 黃文旭 |
---|---|
Other Authors: | Kuei-Ann Wen |
Format: | Others |
Language: | en_US |
Published: |
1995
|
Online Access: | http://ndltd.ncl.edu.tw/handle/32861467378713098851 |
Similar Items
-
The study of VLSI architecture design for viterbi decoder
by: Li, Wen Da, et al.
Published: (1995) -
VLSI architectures of pipelined viterbi decoder
by: LI, WEN-DA, et al.
Published: (1989) -
Dual-Mode Viterbi Decoder Design for IS-54
by: Wu, Jau-Yang, et al.
Published: (1996) -
VLSI Design of a Viterbi Decoder for OFDM
by: Ren-Ho Chen, et al.
Published: (2005) -
VLSI architectures of Viterbi transformation decoder
by: WU, GIAN-SHUN, et al.
Published: (1988)