A Concurrent Error Detection and Correction Systolic Array Multiplier through Time Redundancy

A Concurrent Error Detection and Correction Systolic Array Multiplier through Time Redundancy

碩士 === 國立清華大學 === 電機工程研究所 === 83 ===

Bibliographic Details
Main Authors:	Yu, Yung-Chieh, 游永傑
Other Authors:	Chang, Tsin-Yuan
Format:	Others
Language:	en_US
Published:	1995
Online Access:	http://ndltd.ncl.edu.tw/handle/20895851922828984867

Similar Items

Concurrent error detection and correction in systolic arrays
by: 王政治
Published: (1992)

Concurrent Error Detection Techniques for Array Multipliers
by: Jen-Chiun Guan, et al.
Published: (2011)

Concurrent Error Detection for a Galois-Field Inversion Systolic Array
by: Chuang, Yu-Chun, et al.
Published: (1997)

Concurrent Error Detection and Correction in Polynomial Basis Multiplier over GF(2^m)
by: Chi Hiang Chang, et al.
Published: (2007)

Concurrent Error Correction in Polynomial Basis Multiplier over GF(2^m)
by: Yih-Ming Huang, et al.
Published: (2005)

Efficient Systolic-Array Redundancy Architecture for Offline/Online Repair
by: Keewon Cho, et al.
Published: (2020-02-01)

Design of Systolic Arrays for Tolerating Timing Errors
by: Chia-Sheng Chen, et al.
Published: (2010)

Design of Polynomial Basis Multipliers over GF(2m) with Concurrent Error Detection
by: Chih Hsiang Chang, et al.
Published: (2011)

The design of VLSI array processors for concurrent error detection
by: LIU, GI-MIN, et al.
Published: (1987)

A Design Framework of Systolic Arrays for Tolerating Timing Errors
by: Jiun-Nian Lai, et al.
Published: (2012)

Power-Intent Systolic Array Using Modified Parallel Multiplier for Machine Learning Acceleration
by: Alkahtani, H.K, et al.
Published: (2023)

Asynchronous Array Multiplier with Leading-Zero-Bits Detection
by: Chen Chin-Yung, et al.
Published: (2004)

Systolic finite field multipliers and inversion circuits
by: ZHANG,MING-GUANG, et al.
Published: (1990)

Algorithmic Noise-Tolerance Multiplier Design via Redundant Fixed-Width Multiplier
by: Feng Yu Liao, et al.
Published: (2010)

Concurrent error detection
by: Gorshe, Steven Scott
Published: (2012)

Concurrent Error Detection And Correction In ALU'S By Recomputing With Rotated Operands
by: Wu, Don-Bo, et al.
Published: (1984)

Time efficient signed Vedic multiplier using redundant binary representation
by: Ranjan Kumar Barik, et al.
Published: (2017-03-01)

The Design and Verification of High-Speed Redundant Booth Multiplier
by: Min-Lun Yuan, et al.
Published: (2010)

Forecasting The Money Multiplier-The Application Of Vector Correction Model
by: Yung-Shi Liau, et al.
Published: (2002)

On design of systolic arrays
by: SUN, PEI-ZHEN, et al.
Published: (1987)

Implementation of Autoencoders with Systolic Arrays through OpenCL
by: Rafael Gadea-Gironés, et al.
Published: (2021-01-01)

Approximate Array Multipliers
by: Padmanabhan Balasubramanian, et al.
Published: (2021-03-01)

Coding of DNA Microbeads Array for Error Detection and Correction
by: Jen-Yi Wang, et al.
Published: (2005)

Application-specific computer-aided design of systolic galois-field multipliers
by: GAO,SHU-REN, et al.
Published: (1990)

Systolic integer divider for Sunar-Koc ONB type II multiplier
by: Muralidhar, Shubha
Published: (2017)

A systolic decoder for double-error-correcting binary BCH codes
by: 白偉君
Published: (1991)

A Real-Time Symbol-Optimum Multiuser Detection with Systolic Array Implementation
by: Jau-Yuan Hsu, et al.
Published: (2000)

Redundancy in genotyping arrays.
by: Scott Smemo, et al.
Published: (2007-03-01)

An Effective Framework for Fault-Tolerant VLSI/WSI Arrays Based on Hybrid Redundancy Approach
by: Shyu, Yung Shiuan, et al.
Published: (1993)

Real-Time Systolic Arrays for Distance Transformation
by: Dyi-Long Yang, et al.
Published: (1994)

Adaptive identification by systolic arrays.
by: Willis, Paul A., et al.
Published: (2012)

Decimal Floating-point Fused Multiply Add with Redundant Number Systems
Published: (2014)

Performance Evaluation of IC Design for Systolic Multipliers over GF(2^m)
by: Chen, Kuan-Han, et al.
Published: (2018)

FPGA Realization of Low Register Systolic Multipliers over GF(2^m)
by: Shao, Qiliang
Published: (2016)

Novel Systolic Mastrovito Polynomial Basis Multiplier over GF(2m)
by: Ma, Chi-Ting, et al.
Published: (2011)

A Fast Algorithm for Redundant Residue Arithmetic Single Error Correction
by: Hsu, Chien-Te, et al.
Published: (1998)

A Fast Algorithm for Redundant Residue Arithmetic Single Error Correction
by: Xu, Jian-De, et al.
Published: (1998)

Is More Redundancy Better For On-Chip Bus Encoding
by: Hsun-Chieh Yu, et al.
Published: (2005)

Design and Analysis of Dynamic Range Detection Array Multiplier for Stochastic Processors
by: Chen, Chih-Chien, et al.
Published: (2012)

The investigation of concurrent error detection by watchdog processor
by: Liao, Bao Hua, et al.
Published: (1995)